#### (19) World Intellectual Property Organization International Bureau



## 

#### (43) International Publication Date 26 July 2001 (26.07.2001)

#### PCT

## (10) International Publication Number WO 01/54300 A2

(51) International Patent Classification7:

Robert [GB/GB]; Flat 8, St. Christophers Court, 102

(21) International Application Number: PCT/GB01/00280

(22) International Filing Date: 24 January 2001 (24.01.2001)

(25) Filing Language:

English

H04B 7/00

(26) Publication Language:

English

(30) Priority Data:

0001577.6 0030698.5

24 January 2000 (24.01.2000) GB 15 December 2000 (15.12.2000) GB

(71) Applicant (for all designated States except US): RA-DIOSCAPE LIMITED [GB/GB]; 2 Albany Terrace, London NW1 4DS (GB).

(72) Inventor; and

(75) Inventor/Applicant (for US only): FERRIS, Gavin,

Junction Road, London N19 5LT (GB).

(74) Agent: ORIGIN LIMITED; 52 Muswell Hill Road, London N10 3JR (GB).

(81) Designated States (national): JP, US.


(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

#### Published:

without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DIGITAL WIRELESS BASESTATION



(57) Abstract: A digital wireless basestation is disclosed which is programmed with a hardware abstraction layer suitable for enabling one or more baseband processing algorithms to be represented using high level software. Commodity protocols and hardware turn a basestation, previously a highly expensive, vendor-locked, application specific product, into a generic, scalable baseband platform, capable of executing many different modulation standards with simply a change of software. IP is used to connect this device to the backnet, and IP is also used to feed digitised IF to and from third party RF modules, using an open data and control format.

1

#### **Digital Wireless Basestation**

#### Field of the Invention

This invention relates to a digital wireless basestation. A basestation is a transceiver node in a radio communications system, such as UMTS (Universal Mobile Telephony System). Conventionally, one basestation communicates with multiple user equipment (UE) terminals. The term 'communicates' and 'communication' covers one-way communication (e.g. a radio broadcast), two way (e.g. UMTS) and can be one to one and one to many.

10

15

20

25

5

### Description of the Prior Art

Digital signal processing in a digital wireless communications basestation is characterised by wide (i.e. highly parallel) algorithms with low latencies, high numerical instruction loadings and massive DMA channels. This is a demanding environment, traditionally satisfied by application specific hardware, often using ASICs (application specific integrated circuits). These kinds of hardware based digital wireless communications basestations can take over a year to produce, and have a large development expense associated with them. Whilst software architectures have also been used in digital wireless communications basestations, they have tended to be very monolithic and intractable, being based around non object-oriented languages such as C, limited virtual machines (the RTOS layer), and non-intuitive hardware description systems such as VHDL.

The practical result of this is that basestation vendors have been able to force network operators into purchasing hardware, software and RF components together, all too often in a sub-optimal configuration. Closed (or effectively closed) interfaces into the basestations have led to the necessity to use that vendor's base station controllers also, further reducing choice and driving down quality. And significant changes in the underlying communications standards have all too often required a 'forklift upgrade', with hardware having to be modified on site.

PCT/GB01/00280

ŀ

Digital radio standards (such as UMTS) are however so complex and change so quickly that it is becoming increasingly difficult to apply these conventional hardware based design solutions. The inflexibility of current digital wireless communication basestation designs can be seen in the starkest contrast if one moves to the non-analogous arena of 5 . the PC. The PC offers an appropriate set of hardware resources (screen, memory, processor, keyboard etc), wrapped up in a hardware abstraction layer (the Windows<sup>TM</sup> virtual machine), sufficient to meet the demands of a wide range of applications, which may then be developed entirely using high-level software. There are many benefits to solving application needs in software - it is fast to produce, relatively cheap to develop (allowing a wide number of players to enter the market, generating competition), and the end product has an almost zero distribution and storage cost.

The PC is also a generic and extensible hardware design, allowing multiple hardware vendors to build variants and peripherals in competition, driving availability and quality up and end-user costs down.

15 Applying the same paradigm to the non-analogous digital signal processing (DSP) world, particularly basestation design, has not occurred to date because the DSP/basestation world has an entirely different set of algorithm requirements from the business/home application space.

#### 20 Summary of the Invention

10

25

In a first aspect of the invention, there is a digital wireless communications basestation programmed with a virtual machine layer suitable for baseband signal processing The virtual machine layer is suitable for enabling one or more baseband processing data flows to be represented using high level software, calling through for high-MIPs functions to underlying 'engines'.

In one implementation of the present invention, commodity protocols and hardware are utilised to turn the basestation, (conventionally a highly expensive, vendor-locked, application specific product), into a generic, scalable baseband platform, capable of executing many different modulation standards with simply a change of software. IP is

used to connect this device to the backnet, and IP is also used to feed digitised IF to and from third party RF modules, using an open data and control format. This approach – focussing on moving the basestation into the software arena using commodity hardware, decomposition and open standards, promises to provides great benefits, whilst in the same time significantly reducing the inherent technology risk involved in taking up new communications protocols. These general principles can be enlarged upon as follows: In an implementation, the hardware abstraction layer runs on hardware comprising a PCIbus backplane. The use of the industry standard 32bit x 33MHz PCI-backplane makes available: (i) a wide range of sophisticated and low cost devices (such as bus-mastering DMA bridge chips), previously restricted to the PC domain; (ii) the PC as a development platform (with its wide range of development tools and peripheral support); and makes the PC available as a remote monitoring platform. The hardware elements within the virtual machine may communicate using an appropriate, architecture neutral messaging system. For example, I20 compliant messaging may be used: the use of an industry wide messaging exemplifies the general approach of the present invention away from closed, proprietary systems, to open systems which can many different suppliers can develop for.

A further example of this approach is for the RF elements to connect to the basestation through an interface which is an open interface. Previously, closed, proprietary interfaces have been the norm; these make it difficult for RF suppliers with highly specialised analogue design skills to develop products, since to do so requires a knowledge of complex and fast changing digital basestation design. But by making the interface an open one, RF suppliers can finally compete effectively since they can develop products without a detailed knowledge of the underlying and complex requirements of the basestation, instead designing RF elements which satisfy a straightforward interface specification. The open interface may define one or more of the following components:

- (i) power feed;
- (ii) data;

5

10

15

20

25

(iii) controls;

4

١

- (iv) timing/synchronisation;
- (v) status.

10

15

20

An implementation also uses standard IP based protocols: the basestation sends an IP-based digital IF feed to a radio mast. The IP feed is fed up to multiple RF units and the IP feed derived from a signal received at the mast can be passed down to multiple processor boards. Using standard IP based protocols makes available a broad range of IP based components and expertise, lowering costs and facilitating third party design contributions. In one preferred implementation, bus LVDS (low voltage differential signalling) is used as the underlying bearer for the data component sent to and from the RF 'heads', supporting the RTP/UDP/IP protocols over this bearer. In another implementation, a fibre optic bearer (such as FiberChannel) is used as the bearer. Use of fibre optic bearers becomes more attractive as the distance between the basestation proper and the RF heads increases, and as the IF bandwidth increases (either as a result of a higher IF nominal centre frequency, or as an increase in the number of bits used in the ADC/DACs, or a combination of both of these factors).

The basestation typically comprises a scheduler programmed to allow scalable processing using multiple parallel processing nodes. The scheduler uses I20 based self-discovery of resources to enable it to dynamically modify its scheduling activity at runtime. The scheduler may read an 'a priori' partioning file to help shape its decisions about which datapaths ought to execute on which processing units.

The basestation may change from operating one set of baseband processing algorithms to another set solely by changes to the underlying 'engines', implemented in either soft datapaths or hard datapaths (or a combination of the two), where a hard datapath is a flow implemented in an ASIC or FPGA, and soft datapath is a flow implemented over a conventional programmable DSP. Further, multiple standards can be run simultaneously on a single basestation.

One foundation feature of the present invention is the concept of the virtual machine, or hardware abstraction layer, as applied to a digital wireless basestation. Appendix 1 describes in more detail the meaning, purpose and detail of a hardware abstraction layer and its general application to two-way broadcast stacks, as are found in a digital wireless basetation such as a UMTS node-b. For the purposes of this summary, the hardware abstraction layer supports allows the separation of high complexity, but low-MIPs, standard-specific code (which may be written in an architecture neutral manner) from the underlying high-MIPs engines, the implementations of which are tied to particular architectures but which have application across a number of different communications systems.

5

10

15

20

25

30

More generally, the hardware abstraction layer is software programmed with various core processes and/or core structures and/or core functions and/or flow control and/or state management: one of the core processes includes algorithms to perform one or more of the following: source coding, channel coding, modulation; or their inverses, namely source decoding, channel decoding and demodulation.

An implementation of the virtual machine hardware layer is called the CVM (Communications Virtual Machine). The CVM is both a platform for developing digital signal processing products and also a runtime for actually running those products. The CVM in essence brings the complexity management techniques associated with a virtual machine layer to real-time digital signal processing by (i) placing high MIPS digital signal processing computations (which may be implemented in an architecture specific manner) into 'engines' on one side of the virtual machine layer and (ii) placing architecture neutral, low MIPS code (e.g. the Layer 1 code defining various low MIPS processes) on the other side. More specifically, the CVM separates all high complexity, but low-MIPs control plane and data 'operations and parameters' flow functionality from the high-MIPs 'engines' performing resource-intensive (e.g., Viterbi decoding, FFT, correlations, etc.). This separation enables complex communications baseband stacks to be built in an

6

'architecture neutral', highly portable manner since baseband stacks can be designed to run on the CVM, rather than the underlying hardware. The CVM presents a uniform set of APIs to the high complexity, low MIPS control codes of these stacks, allowing high MIPS engines to be re-used for many different kinds of stacks (e.g. a Viterbi decoding engine can be used for both a GSM and a UMTS stack).

5

10

The virtual machine layer supports underlying high MIPs algorithms common to a number of different baseband processing algorithms, and makes these accessible to high level, architecture neutral, potentially high complexity but low-MIPs control flows through a scheduler interface, which allows the control flow to specify the algorithm to be executed, together with a set of resource constraint envelopes, relating to one or more of: time of execution, memory, interconnect bandwidth, inside of one or more of which the caller desires the execution to take place.

- During the development stage of a digital signal processing product, the MIPS requirements of various designs of the digital signal processing product can be simulated or modelled by the CVM in order to identify the arrangement which gives the optimal access cost (e.g. will perform with the minimum number of processors); a resource allocation process is used for modelling which uses at least one stochastic, statistical distribution function (and/or a statistical measurement function), as opposed to a deterministic function. Simulations of various DSP chip and FPGA implementations are possible; placing high MIPS operations into FPGAs is highly desirable because of their speed and parallel processing capabilities.
- During actual operation, a scheduler in the CVM can intelligently allocate tasks in realtime to computational resources in order to maintain optimal operation. This approach is referred to as '2 Phase Scheduling' in this specification. Because the resource requirements of different engines can be (i) explicitly modelled at design time and (ii) intelligently utilised during runtime, it is possible to mix engines from several different

7

i

vendors in a single product. As noted above, these engines connect up to the Layer 1 control codes not directly, but instead through the intermediary of the CVM virtual machine layer. Further, efficient migration from the PCT non-real time prototype to a run time using a DSP and FPGA combination and then onto a custom ASIC is possible.

5

The CVM is implemented with three key features:

- Dynamic, multi-memory-space multiprocessor distributed scheduler with support for co-scheduling.
- APIs to commonly used, high-MIPs operations for digital broadcast and communications, with architecture-native implementations.
  - Resource management and normalisation layer (provided over the native RTOS).

In a second aspect of the present invention, there is a baseband stack forming the baseband stack of a basestation as defined in the first aspect.

15

20

25

10

In a third aspect of the present invention, there is a design tool for simulating the baseband stack of the second aspect, in which the design tool can link together software and hardware components using a number of standard connection types and synchronisation methods which enable the management of a pipeline to be determined by the data processed by the pipeline. The design tool can support stochastic simulation of load on multiple parallel datapaths (distribution to underlying 'engines' of the virtual machine) where the effect of the distribution of these datapaths to different positions within a non-symmetric memory topology (e.g., some components being local, others accessible across a contested bus, etc) may be explored with respect to expected loading patterns for given precomputed scenarios of use. The output of such a design tool is an initial partitioning of the design 'engines' (high-MIPs components) into variously distributed 'hard' and 'soft' datapaths (where a hard datapath is a flow implemented in an ASIC or FPGA, and soft datapath is a flow implemented over a conventional

ŀ

programmable DSP). This partitioning is visible to the dynamic scheduling engine (by means of which the high level, architecture neutral software dispatches its processing requests to the underlying engines) and is utilised by it, to assist in the process of making optimal or close to optimal runtime scheduling decisions.

5

In a fourth aspect, there is a method of designing part or all of a basestation device in which the step of using software programmed a virtual machine layer appropriate to baseband signal processing occurs.

In a fifth aspect, there is computer software suitable for a digital wireless basestation, the software operating as a hardware abstraction layer and enabling one or more baseband processing algorithms to be represented using high level software. Preferably, the

basestation is a basestation as defined in the first aspect.

In a sixth aspect of the present invention, there is computer hardware programmed with the computer software of the fifth aspect.

In a seventh aspect, there is one or more RF elements suitable for connection to a digital radio basestation, in which the basestation is as defined in the first aspect.

20

Further specifics of the invention and its various aspects are contained in the claims.

## Brief Description of the Drawings

25 The invention will be described with reference to the accompanying drawings in which:

Figure 1 is a schematic showing algorithm scheduling in the GBP<sup>TM</sup>;

9

Figure 2 is a schematic showing the GBP architecture ("Generic baseband Processor") implementation of the present invention;

ş

Figure 3 is a schematic showing how the CVM<sup>TM</sup> ("Communication Virtual Machine") shields hardware from high level software.

Figure 4A is a schematic showing GBP RF interfaces, digitised IF feeders and third party RF modules;

Figure 4B is a schematic showing a baseband processing card;

Figure 5 is a schematic showing the structure in a baseband communications stack;

Figure 6 is a schematic showing the common blocks and structure in a CVM;

Figure 7 is a schematic showing the relationship between the CVM, the hardware and the stack;

Figures 8 and 9 are schematics showing steps in the development cycle using the CVM.

15

20

25

5

#### **Detailed Description**

The present invention will be described with reference to an implementation from RadioScape Limited of London, England of a software defined radio ("SDR") basestation, running over a Generic Baseband Processor ("GBPTM"). The basestation is a UMTS node-b. As noted above, the essence of the RadioScape approach is to use commodity protocols and hardware to turn a basestation, previously a highly expensive, vendor-locked, application specific product, into a generic, scalable baseband platform, capable of executing many different modulation standards with simply a change of software. In the RadioScape system, IP is used to connect this device to the backnet, and IP is also used to feed digitised IF to and from third party RF modules, using an open data and control format.

ı

The SDR-based UMTS node-b basestation is a software description (in C++, DSP assembler and Handel-C / VHDL) running over the GBP. The GBP is a powerful hardware platform designed to provide the MIPs and throughput required for wireless communication digital signal processing tasks. It connects to the network infrastructure using IP, and communicates with an RF module or modules via an IP bus carrying digitised IF signals using RTP (Real Time Protocol) over UDP. Onboard processing resource is provided by a number of FPGAs (field programmable gate arrays) and high-specification DSPs (digital signal processors). In an optimised example, some or all of the hard datapaths on the FPGA may be considered to be migrated over to an ASIC for cost efficiency. RadioScape's runtime, the CVM (or Communication Virtual Machine) provides the hardware abstraction layer, lying above the system RTOS (which is third-party); the CVM allows the high-MIPs functions of the stack to be called in a platform neutral manner. The node-b control flow code itself then executes over the CVM on the GBP.

A set of control APIs is available by means of which data and software providers can 'hook into' the UMTS network. The point of this enterprise is that, although the whole 3G development has supposedly been driven by the needs of data (higher bursty bandwidth for IP packet data across increasingly flat backhaul cores), in fact it is rather difficult, as a software or data vendor, to make use of the facilities offered by the underlying network. To this end, RadioScape's APIs provide an open, COM (Component Object Model), XML (Extensible Mark-up Language) and SNMP (Simple Network Management Protocol)-based system by means of which external programmers may connect with and utilise the features of the wireless net. Through the use of 'drivers' this framework may be implemented over any high-bandwidth network (e.g., CDMA-2000, Bluetooth, etc.) and may also be implemented for any vendor's implementation of a UMTS 3G network. As noted above, the RF interface (control, timing synchronization and digitised IF) will be completely open and published by RadioScape, hence 'shopping around' for the best RF provider will become a reality for network providers utilising the GBP paradigm.

11

## GBP Paradigm

10

15

20

Everyone is familiar with the success of the PC. The reason for this success is that it offers an appropriate set of hardware resources (screen, memory, processor, keyboard etc.), wrapped up in a hardware abstraction layer (the Windows virtual machine), sufficient to meet the demands of a wide range of applications, which may then be developed entirely using high-level software. And there are lots of benefits to solving application needs in software — it is fast to produce, relatively cheap to develop (allowing a wide number of players to enter the market, generating competition), and the end product has an almost zero distribution and storage cost.

The PC is also a generic and extensible hardware design, allowing multiple hardware vendors to build variants and peripherals in competition, driving availability and quality up and end-user costs down. An insight of the present invention is that it would be attractive if a similar paradigm could be applied to the digital signal processing (DSP) world. Unfortunately, however, until recently this fraternity has been operating in the equivalent of the stone age, cut off from the PC platform because it has an entirely different set of algorithm requirements from the business / home application space. As noted earlier, the need for wide (i.e., highly parallel) algorithms with low latencies, high numerical instruction loadings and massive DMA channels, has tended to lead to the development of application specific hardware, often using ASICs. These devices can take over a year to produce, and have a large development expense associated with them. Furthermore, such software architectures as do exist have tended to be very monolithic and intractable, being based around non object-oriented languages such as C, limited virtual machines (the RTOS layer), and non-intuitive hardware description systems such as VHDL.

The result of all of this is that for complex systems such as wireless communications basestations, vendors have been able to force network operators into purchasing hardware, software and RF components together, all too often in a sub-optimal configuration. Closed (or effectively closed) interfaces into the basestations have led to the necessity to use that vendor's base station controllers also, further reducing choice and driving down quality. And significant changes in the underlying communications

standard have all too often required a 'forklift upgrade', with hardware having to be modified on site.

## 1.1. Putting it Together - The CVM and GBP

5

15

20

25

As we have seen above, a key concept is that a well-defined hardware architecture, wrapped in an appropriate virtual machine, can allow most or all complex baseband processing algorithms, including those for UMTS, to be represented using high-level software, with all the advantages that this entails for rapid development, fast modification time, encapsulation, etc.

The hardware we term the *generic baseband processor*, or GBP. The hardware abstraction layer we term the *communications virtual machine*, or CVM. Taken together, they form a platform supporting modulation stacks as pure software components. Let us now look in little more detail at how this architecture will be implemented.

The GBP will utilise a conventional PCI-bus backplane. This is a well defined, relatively high bandwidth standard, for which sophisticated bus-mastering DMA bridge chips, such as the PLX-9080, are readily available at low cost. The initial GBP will use the 'conventional' 32 bit x 33 MHz PCI bus, but subsequent versions may utilise the faster, wider bus configurations if necessary.

The industry standard I20 messaging layer will be supported over the PCI bus, as an additional abstraction layer, allowing various underlying communications topologies to be used (e.g. PCI, RaceWay, etc.).

Another advantage of the PCI architecture is that it is supported by PCs. Although the PC is by no means suitable for use as the direct substrate for baseband processing (it is too latent, too costly, and non-parallel, and runs Windows, an inappropriate virtual machine), it nevertheless provides an excellent platform for remote monitoring of the platform, has unparalleled peripheral support, and is provided with industry-leading development tools. Therefore, the first component of the GBP is a plug-in PC card, such as the provided by Advantech, and used successfully by RadioScape in other mission

13

critical applications (e.g., E-147 digital broadcasting multiplexers). The card will run NT, but will not be critically involved in the mainstream operation of the GBP; rather, its functions will involve boot control, peripheral and processor card configuration, and remote monitoring support, in addition to provision of the bus-mastering fast Ethernet IP interface onto the backnet for incoming and outgoing Iub messages.

5

10

15

20

25

30

The GBP's mainstream functioning will be carried out by one or more generic processing modules, which will be supplied as standard design PCI cards, initially produced by RadioScape. Each card will contain a high-speed C64x TI DSP, a Xilinx multi-million gate FPGA, 32 MB of SDRAM, and a PCI bus-mastering bridge chip (optionally, the PCI interface of the Xilinx part may be used, as discussed below). The FPGA will be programmed at boot time (or afterwards) by the PC module, possible because it's control ports will be mapped into the memory space addressable on the PCI bus by the bridge chip. The TI DSP will be programmed at boot in the same manner. In carrying out the normal operation paradigm, data will enter from the IP port (supported over the fast Ethernet protocol on the PC card) and get DMA'd into the memory of the specified default processing module, which has the task of running the high-level IP message parsing/formatting code (using defined ASN.1 maps for the IuB messages), and the scheduler.

The scheduler maps requests to execute a specified algorithm, with specified input data, processing requirements and constraints (e.g., priority) onto an execution request for a particular instance of that algorithm on a particular device (DSP or FPGA) on a particular processing board. The process is shown in the diagram at Figure 1. Note that the scheduler is aware of the initial, a priori partitioning decisions made during the design process, but that it need not simply follow a complete timing model defined during that design process - there is a significant 'runtime' aspect to the data flow.

Once the decision for execution has been made, the scheduler writes an identifier record for the memory block in question into a queue (using mapped memory across the PCI bus, ultimately using the I20 messaging interface) on the target processor card. Each instance of each algorithm on the card will maintain its own queue, and the scheduler will be informed about the logical configuration of the GBP (its installed cards and

14

ı

algorithms) by a physical configuration file generated as part of the a prior datapath partitioning design flow, as discussed above. Updates to the queues on a card may be signalled by an interrupt on the PCI bus upon completion; access to the queue memory will be protected by a mutex enforced by the PCI bridge device.

Each algorithm instance on a given card blocks until it discovers one or more memory block identifier records (MBIRs) in its queue. Upon discovery of such a record, it will DMA the data from its current location (specified in the MBIR), which may be located in the bus-exposed memory map of another card, into its local working store. Transfers between algorithms on the same card are optimised out and the scheduler will be able to take into account hints about likely next algorithms to call in order to maximise the probability of this happening, given the current physical configuration of the system.

The diagram at Figure 2 shows the high-level hardware architecture of the GBP (excluding the specialised IF processing card).

Once the data has been transferred to local memory, the origin memory block will be freed up for reuse (assuming that an inter-card DMA has been needed) and processing will begin on the data. Processing of various algorithms on the FPGA can, of course, happen truly in parallel, subject to contention for access to the on-card memory. Processing of algorithms on the DSP will take place under the supervision of a multitasking RTOS (real-time operating system) such as TI's DSP BIOS.

15

30

Note that the datablock for the algorithm will also contain the parameters block, which will be used to initialise it. There is also the concept of session state, which is maintained by the scheduler. Higher level code can access an API to open new sessions, obtain session ids, and close a session. Logical operations can then be scheduled with a constraint that they execute within the same session (which will essentially constrain them to execute on the same physical card, if possible, to prevent the session state having to be DMA'd around). The algorithms themselves may construct state to go along with an executing session algorithm, which will be DMA'd to the next board's memory space in the case where a follow-on call cannot be scheduled on the same physical board.

RadioScape's CVM (communication virtual machine) will execute over the board on each processor, providing a common environment for the low-level operations to execute

15

20

25

30

į

within, allowing access to the scheduler data, session state, common DMA channels etc. The resource-intensive algorithms themselves will, for the most part, be embedded as implementations of generic signal processing algorithms exposed by the CVM APIs. The CVM shields hardware from the high level software, as schematically shown in Figure 3.

Inherent in the GBP architecture are concepts of redundancy support, with multiple data paths being available, ability to act as the hardware substrate for multiple modulation standards, and the ability to change code loads at will (e.g. new code, including new or updated modulation standards, can be updated at the basestation remotely), remotely via the IP network.

To change (e.g.) the deployment of algorithms across processors, the target processor will first be decommissioned, by uploading a new physical mapping file that does not include any entries for that device. Then, when all pending algorithms assigned to either the DSP or FPGA on the target board have cleared, the PC card will DMA data (whether new machine code for the DSP or a fuse map for the FPGA) into the device, and then reactivate the card for processing. As a final stage, the physical mapping will be modified once more to reflect the availability of the new algorithms, which will cause calls to be scheduled to the board once again. If redundancy is utilised, then the only effect on the GBP during the reprogramming period will only be one of overall capacity (and even then, with simple N+1 hardware redundancy, this problem may be obviated, simply by reconfiguring the backup card instead, and then making the card with the 'old' load the logical backup in its place).

Two versions of the system are envisioned, one with the ability to 'hot swap' PCI cards themselves (which involves bridges for each card on the PCI backplane) and the other with longer bridged sections, which will be a cheaper alternative (but will sacrifice flexibility, since in the case of a hardware failure the whole GBP will require powering down before it can be replaced).

During use, the PC code will run 'heartbeat' tests on all the cards, and report any failures using SNMP. The PC card is itself protected against hanging by a watchdog timer.

Because the processing cards and (potentially) the backplane and PC card are generic devices, spares holding is much simplified. The CVM provides developers with a-priori

ŀ

resource prediction capabilities, greatly assisting in dimensioning GBPs for deployment to particular tasks. Another advantage of the CVM is that it largely abstracts the device platform and interconnect primitives, enabling (e.g.) the switch to larger-gate FPGA boards when these become available.

## 5 1.2. Interfacing to the RF Module(s)

The ultimate point of the GBP is to execute high-bandwidth layer-1 air-interface algorithms in a flexible software-defined manner. Therefore, a critical part of the GBP design is the method by which it interconnects to the radio frequency (RF) elements (by which we imply all of the up and downconversion elements and power amplification).

In an ideal world, RF data would simply be digitised directly from the antenna, and synthesised directly at the target centre frequency. Unfortunately, current ADC / DAC and signal processing substrates are insufficient to realise this. Therefore, we do require some hardware to perform the tasks of upconverting data for output to the target centre frequency, then amplifying it for transmission, and similarly downconverting input data to an appropriate IF (intermediate frequency) at which it may be digitised.

Further complexity is added by the desire to use simple antenna diversity on transmit (same analogue stream time locked to multiple output points), 'smart' antenna arrays (where a grid of output values is computed and transmitted to a number of DACs), and input diversity (where the input from multiple antennas is accepted and subsequently combined, in order to mitigate the effects of channel fading).

The overall RF interfacing architecture is shown in Figure 4A.

20

25

A core design philosophy for the GBP is that RF modules (and subsequent amplification and antenna stages) will be provided by appropriate components houses with the necessary design skills for analogue engineering, but who find the prospect of the level of digital baseband software design required to implement complex algorithms like UMTS layer 1 extremely daunting. To this end, an open interface is specified between the GBP and the RF module.

PCT/GB01/00280

The interface between the RF modules and the GBP therefore has five components – power feeds (straightforward), data (high bandwidth digitised IF data passing in both directions), control (messages from the GBP to the RF for such purposes as setting centre frequency for output, changing amplification levels, etc, status and alarm messages passed back from RF to GBP), and a timing / sync signal from GBP to RF module (to enable operations to be carried out relative to a particular time code). Within the GBP, this timecode can either be provided through the use of an external 1PPS signal from a GPS unit into the IF card, or by using the network time protocol to provide long-term estimates into the card. The card itself contains a high precision TCXO which is divided down and then locked to either the GPS or NTP signals. Figure 4B is a schematic of the baseband processing card.

SNMP shall be used as the message encoding for control, status, and alarm messages. This shall be implemented over a fast IP channel, which may be selected from a range:

- Fast Ethernet
- Gigabit Ethernet

10

20

25

- Bus LVDS
- FiberChannel
- Firewire, etc.

Due to the large step-up in processing required by the final stages of data processing for output to air / input from air in wideband systems such as WCDMA, and the high bandwidth of data DMA required in such systems, the PCI bus will not be used as the default IF transport channel; rather, a special IF version of the generic processing card will be provided, which will contain the high-bandwidth digital IF-baseband and baseband-IF modules (e.g., raised root cosine filtering, implemented on an FPGA), the timing system mentioned above, and the high-bandwidth IF<->IP controller. Bus LVDS (low voltage differential signalling) will be the initial system of choice for the UMTS node-b implementation where relatively short distances (<= 10m) are expected between the basestation processing unit and the antenna.

10

15

20

25

WO 01/54300 PCT/GB01/00280

18

ı

This architecture minimises the load on the PCI bus and allows for the distribution of IP 'digital feeders' up the mast to the RF hardware, eliminating problems due to heat expansion / contraction and loss experienced with conventional analogue feeders. Use of IP broadcasting on this connection allows multiple RF units to share the same input if desired, for transmit diversity purposes. Therefore transmit diversity can be managed either with conventional multiple analogue feeds from the one RF unit, or with multiple RF units attached to the same digital feeder.

Synchronisation of output will be performed using RTP over UDP/IP for the packets with a 1pps signal distributed from the RF card along a separate coax feed. At the RF interface, this will control the loading of data from the UDP/IP packets into the DACs. Control information will be sent in timestamped SMTP messages and will be similarly applied at the appropriate moment by the RF module / amplifier.

Because of the open interface, using accepted standards with a digital IF transport, it will become possible to procure RF modules for a particular frequency / power requirement from an appropriate supplier independently of the baseband processing code. This has the potential to provide increased quality and better pricing for network commissioners.

#### 1.3. Air Interface Standards

RadioScape's Node-B will be WCDMA-2000 compliant, and it will provide the hardware and software for this air interface. However RadioScape's hardware will be reconfigurable for the 2G/GSM, BRAN, TETRA, DAB, DTT technology, provided that the appropriate application-specific code loads are available, and necessary RF adapter modules provided. This is one of the advantages of the GBP concept, and fits well with a goal of shared transmission towers. Keeping the same hardware for multiple air-interface standards also allows simplified spares holding and redundancy management for the network provider.

#### RF Unit Implementation issues

## 1.4. System connection

As has been discussed earlier, distribution from the GBP IF card to the RF unit will have five components:

- Power feed (straightforward).
- High speed low-IF sample data (either going to a DAC or being sent from an ADC). This information will be transmitted using UDP/IP. Packets will carry timestamps according to the 'Real Time Protocol' (RTP). Bus LVDS will be used as the initial underlying transport.
- SNMP management messages used to configure the performance of the RF module, and sent back to provide status about the RF module (hence this counts as two components). RadioScape will publish a MIB for this interface. It will be transmitted over the same bus LVDS link as the data to save wiring complexity. SNMP messages will contain an RTP timestamp field allowing commands and messages to utilise the same timebase control as the sample datastream.
- A 1pps coax distribution used to synchronise clocks. This will be generated from the master IF card on the GBP, either as a passthrough of an external 1pps from a GPS unit (preferred), or else as the output of a local onboard clock conformed to a NTP message from the main distribution network (this will not be sufficiently accurate for fine-grained location services, however).
- At the RF module, a small, low-cost processor (e.g. an ARM) will decode the control messages and manage the timed updates to core parameters (e.g., centre frequency, output RF power, etc.). Each update will be locked to an RTP clock ultimately set to the 1pps feed.
- It is appreciated that some degree of complexity is added through the use of IP here.

  However, it has the benefit that a great number of transports, some highly ubiquitous and cost effective, may be utilised for connection. RadioScape intends to support at least Gigabit Ethernet for this IP connection initially.

RadioScape will provide an RF card design pack, including schematics, ARM code and all necessary IP drivers, MIBs and timing diagrams, under NDA, to any interested party who wishes to build an RF module that will interconnect with the GBP.

Note that although the discussions here assume that the RF head will be a transceiver, it is entirely possible to use the GBP as a transmit only, or as a receive only, substrate for a particular standard where this operation is appropriate (e.g., a broadcast system such as DAB or DVB-T). Note also that multiple standards may be executing simultaneously on a single GBP, given sufficient processing and memory resources, and sufficient interface bandwidth.

#### 10 1.5. RF Module

It is intended that this architecture will enable the RF module to be sited very close to the antennas, thereby obviating the requirements for lengthy analogue feeders. There is some additional cost and complexity involved in running a digital IF feeder over IP, but because commodity technologies are employed these costs are kept low.

15 Clearly, the power amplification requirements for the RF module to some extent will determine, for a particular RF architecture target, whether or not it is possible to site the full headend at the top of the tower, but for most systems (including UMTS) this will indeed be possible. The use of smart antennas is also facilitated by this architecture, provided that the IP network used for IF distribution has sufficient bandwidth to carry the modulation payload for each of the constituent antenna segments.

### Appendix 1: the CVM

The CVM, or Communications Virtual Machine, is a foundation to the present invention. This appendix describes it in and its application to two-way broadcast baseband stacks, i.e. as found in a basestation, in more detail.

21

1

## Technology Background: digital signal processing, DSPs and baseband stacks.

Digital signal processing is a process of manipulating digital representations of analogue and/or digital quantities in order to transmit or recover intelligent information which has been propagated over a channel. Digital signal processors perform digital signal processing by applying high speed, high numerical accuracy computations and are generally formed as integrated circuits optimised for high speed, real-time data manipulation. Digital signal processors are used in many data acquisition, processing and control environments, such as audio, communications, and video. Digital signal processors can be implemented in other ways, in addition to integrated circuits; for example, they can be implemented by micro-processors and programmed computers. The term 'DSP' used in this specification covers any device or system, whether in software or hardware, or a combination of the two, capable of performing digital signal processing. The term 'DSP' therefore covers one or more digital signal processor chips; it also covers the following: one or more digital signal processor chips working together with one or more external co-processors, such as a FPGA (field programmable gate array) or an ASIC programmed to perform digital signal processing; as well as any Turing equivalent to any of the above.

10

15

20

25

30

In the communications sector, a DSP will be a critical element for a baseband stack as the baseband stack runs on the DSP; the stack plus DSP together perform digital signal processing. The term 'baseband stack' used in this specification means a set of processing steps (or the structures which perform the steps) including one or more of the following: source coding, channel coding, modulation, or their inverses, namely source decoding, channel decoding and demodulation. In addition, the term 'baseband stack' should be construed as including structures capable of processing digital signals without any form of down conversion; a software radio would include such a baseband stack. As will be appreciated by the skilled implementer, source coding is used to compress a signal (i.e. the source signal) to reduce the bitrate. Channel coding adds structured redundancy to improve the ability of a decoder to extract information from the received signal, which may be corrupted. Modulation alters an analogue waveform in dependence on the information to be propagated.

22

Baseband stacks are found in mobile telephones (e.g. a GSM stack or a UMTS stack) and digital radio receivers (e.g. a DAB stack), as well as other one and two-way digital communications devices. The term 'communications' used in this specification covers all forms of one or two way, one to one and one to many communications and broadcasting. The terms 'designing' and 'modelling' typically includes the processes of one or more of emulation, resource calculation, diagnostic analysis, hardware sizing, debugging and performance estimating.

# The increasing complexity of communications systems places intense pressure on baseband stack development

15

20

25

The complexity of communications systems is increasing on an almost daily basis. There are a number of drivers for this: traffic on the Internet is increasing at 1000% pa. Much of this (largely bursty) data is moving to wireless carriers, but there is less and less spectrum available on which to host such services. These facts have led to the use of ever more complex signal processing algorithms, in order to squeeze as much data as possible into the smallest possible bandwidth. In fact, the complexity of these algorithms has been increasing faster than Moore's law (i.e. that computing power doubles every 18 months), with the result that conventional DSPs are becoming insufficient. For complex terminals, therefore, an ASIC must be produced to manage the vast parallel processing load involved. However, this is where the problems really begin. For not only are the algorithms used more complex on the signal processing front; the use of bursty, variable-QoS, often ephemeral transport channels, mandated by the move from primarily voice traffic to primarily Internet-related traffic, needs ever more sophisticated control plane software, even at Layer 1 (which requires hard real-time code). Conventional DSP toolsets do not provide an appropriate mechanism to address this problem, and as a result many current designs are not scalable to deal with 'real world' data applications.

23

However, the high MIPs requirements of modern communication systems represent only part of the story. The other problem arises when a multiplicity of standards (e.g., GSM, IS-136, UMTS, IS-95 etc.) need to be deployed within a single SoC (System on a Chip). SoC devices supporting multiple standards will be increasingly attractive to device vendors seeking to tap efficiently different markets in different countries; also, it is expected that the next generation UMTS phones will have not only GSM (or current generation) capabilities but also added features, such as DAB (Digital Radio Broadcasting) receivers, hence requiring baseband stacks for UMTS, GSM and DAB. The complexity of communications protocols is now such that no single company can hope to provide solutions for all of them. But there is an acute problem building an SoC which integrates IP from multiple vendors (e.g. the IP in the three different baseband stacks listed above) together into a single coherent package in increasingly short timescales: no commercial system currently exists in the market to enable multiple vendors' IP to be interworked. Layer 2 and layer 3 software (generally, soft real-time code) is more straightforward, since it may simply be run as one process of many as software on a DSP or other generalised processor. But layer 1 IP (hard real time, often parallel) algorithms, present a much more difficult problem, since the necessary hardware acceleration often dominates the architecture of the whole layer, providing non-portable, fragile, solution-specific IP.

20

25

30

5

10

15

#### Overview of deficiencies in current models of baseband stack development

In the past, baseband stacks have been relatively simple, the amount of required high-MIPs functionality has been relatively small and only modest amounts of multi-standard, multi-vendor integration have been performed. But as noted above, none of these now apply: (a) the bandwidth pressure means that ever more complex algorithms (e.g., turbo decoding, MUD, RAKE, etc.) are employed, necessitating the use of hardware; (b) the increase in packet data traffic is also driving up the complexity of layer 1 control planes as more birth-death events and reconfigurations must be dealt with in hard real time; and (c) time to market, standard diversification and differentiation pressures are leading vendors to integrate more and more increasingly complex functionality (3G, Bluetooth,

802.11, etc.) into a single device in record time – necessitating the licensing of layer 1 IP to produce an SoC (system on chip) for a particular target application.

Currently, there is no adequate solution for this problem; the VHDL toolset providers (such as Cadence and Synopsis) are approaching it from the 'bottom up' – their tools are effective for producing individual high-MIPs units of functionality (e.g., a Viterbi accelerator) but do not provide tools or integration for the layer 1 framework or control code. DSP vendors (e.g., TI, Analog Devices) do provide software development tools, but their real time models are static (and so do not cope well with packet data burstiness) and their DSPs are limited by Moore's law, which acts as a brake to their usefulness. Furthermore, communication stack software is best modelled as a state machine, for which C or C++ (the languages usually supported by the DSP vendors) is a poor substrate.

10

20

25

# 15 Detailed analysis of deficiencies in current models of baseband stack development

Conventionally, baseband stack development for digital communications is fragmented and highly specialised. For example, the initial development of the signal processing algorithms that are the heart of a baseband stack is generally performed on a mathematical modelling environment (such as Matlab), with fitting to a particular memory and MIPs (Million Instructions per Second) budget for the final target DSP being done by skilled estimation using a conventional spreadsheet. Once this modelling process has been performed satisfactorily, code modules and infrastructure software for the stack will be written, adapting existing libraries where possible (and possibly an RTOS (Real-Time Operating System)). Then, a 'real time' prototype hardware system will be built (sometimes called a 'rack') in which any required hardware acceleration will be prototyped on PLDs (Programmable Logic Device) where possible. This will be tested off air, and necessary changes made to the code. Once satisfactory, the stack will be 'locked off' and the final ASIC (Application Specific Integrated Circuit) (incorporating

the hardware acceleration modules as on-chip peripherals) will be produced. The resultant baseband DSP or DSP components is then tested and then shipped.

There are a number of problems with this 'traditional' approach. The more important of these are that:

- The resulting stacks tend to have a lot of architecture specificity in their construction, making the process of 'porting' to another hardware platform (e.g. a DSP from another manufacturer) time consuming.
- The stacks also tend to be hard to modify and 'fragile', making it difficult both to
   implement in-house changes (e.g., to rectify bugs or accommodate new features introduced into the standard) and to licence the stacks effectively to others who may wish to change them slightly.
  - Integration with the MMI (Man Machine Interface) tends to be poor, generally meaning that a separate microcontroller is used for this function within the target device. This increases chip count and cost.
  - The process is quite slow, with about 1 year minimum elapsed time to produce a
    baseband processor for a significantly complex system, such as DAB (Digital Audio
    Broadcasting).
- The process puts a lot of stress on technical authorities so called 'gurus' to govern
  the overall best way to allocate buffers, manage downconversion, insert digital filters,
  generate good channel models and so on. This is generally a disadvantage since it
  adds a critical path and key personnel dependency to the project of stack production
  and lengthens timelines. The resulting product is quite likely not to include all the
  appropriate current technology because no individual is completely expert across all
  of the prevailing best practice, nor will the gurus or their team necessarily have time
  to incorporate all of the possible innovations in a given stack project even if they did
  know them.

- The reliance on manual computation of MIPs and memory requirements, and the bespoke nature of the DSP modules and infrastructure code for the stack, means that there is an increased probability of error in the product.
- An associated point is that generally real-time prototyping of the stack is not possible 5 until the 'rack' is built; a lack of high-visibility debuggers available even at that point means that final stack and resource 'lock off' is delayed unnecessarily, pushing out the hardware production time scale. High visibility debuggers would, if available, be very useful since they provide, when developing in a high level language like C++, the ability in the development tool to place break points in the code, halt the processing 10 at that point and then examine the contents of memory, single step instructions to see their effects, etc. Triggers can then also be placed in the code that will stop execution and start up the debugger when particular conditions arise. These are very powerful tools when developing application software. Lock-off refers to the fact that when one phase of the project is complete, development can move onto the 15 next. In a hardware development you cannot iterate as easily as in software as each iteration requires expensive or time consuming fabrication.
  - Because it is likely that low-level modules or hardware acceleration 'controllers' will
    have to be developed for the stack being produced, developers will have to become
    familiar with the assembly language of the target processor, and will become
    dependent upon the development tools provided for that processor.

- Lack of modularity coupled with the fact that the infrastructure code is not reused
  means that much the same work will have to be redone for the next digital broadcast
  stack to be produced.
- Coupled with these difficulties are an associated set of 'strategic' problems that arise from this type of approach to stack development, in which stacks are inevitably strongly attached to a particular hardware environment, namely:

27

ě

From the stack producer's point of view, there is an uncomfortably close relationship with the chosen DSP hardware platform. Not only must this be selected carefully since mistakes will require a costly (and time-consuming) port, but the development tools, low-level assembly language, test 'rack' hardware development and final platform ASIC production will all be architecture-specific. If an opportunity to use the stack on another hardware platform comes up, it will first have to be ported, which will take quite a long time and introduce multiple codebases (and thereby the strong risk of platform-specific bugs). The code base is the source code that underpins a project. Ideally when developing software you would have a one to one mapping between source code and functionality, so if a number of projects require a particular function they would all share the same implementation. Thus, if that implementation is improved all projects will benefit. What tends to happen, however, is that separate projects have separate copies of the code and over time the implementations diverge (rather like genes in the natural world). When projects use different hardware, under the conventional development paradigm, it is sometimes impossible to use the same code. And even if the same hardware platform becomes available with an upgraded specification, the code will still have to undergo a 'miniport' to be able to use those additional features (more on-board memory, for example, or a second MAC (Multiply Accumulate) unit).

5

10

15

30

- From the hardware producer's point of view, there is an equally uncomfortably close relationship with the software stacks. Hardware producers do not want (on the whole) to become experts in the business of stack production, and yet without such stacks (to turn their devices into useful products) they find themselves unable to shift units. For the marketplace, the available 'software base' can obscure the other features upon which the hardware producer's products ought more properly to compete (such as available MIPs, power consumption, available hardware IP, etc.).
  - Operating system providers (such as Symbian Limited) find it essential to interface
    their OS with baseband communications stacks; in practice this can be very difficult
    to achieve because of the monolithic, power hungry and real-time requirements of
    conventional stacks.

Reference may be made to eXpressDSP Real-Time Software Technology from Texas Instruments Incorporated. This suite of products enables the reduction of development and integration time for DSP software. But it exemplifies many of the disadvantages of conventional design approaches since it is not a virtual machine layer.

## Key concepts in the CVM

The CVM is software for designing, modelling or performing digital signal processing, which comprises a virtual machine layer optimised for a communications DSP.

10

15

5

A 'virtual machine' typically defines the functionality and interfaces of the ideal machine for implementing the type of applications relevant to the present invention. It typically presents to the using application an ideal machine, optimised for the task in hand, and hides the irregularities and deficiencies of the actual hardware. The 'virtual machine' may also manage and/or maintain one or more state machines modelling or representing communications processes. The 'virtual machine layer' is then software that makes a real machine look like this ideal one. This layer will typically be different for every real machine type. A 'virtual machine layer' typically refers to a layer of software which provides a set of one or more APIs (Application Program Interfaces) to perform some task or set of tasks (e.g. digital signal processing) and which also owns the critical resources that must be allocated and shared between using programs (e.g. resources such as memory and CPU).

The virtual machine layer is preferably optimised to allocate, share and switch resources
in such a way as is best for digital signal processing; a typical operating system, in contrast, will be optimised for general user-interface programs, such as word processors.
Thus, for example, the resource switching algorithms in this case will typically operate on much smaller time increments than that of an end-user operating system and may control parallel processes.

The virtual machine layer, optimised for a communications DSP, insulates software baseband stacks from the hardware upon which they must execute. Hence, baseband stacks can be made very portable since they can be isolated by the virtual machine layer from changes in the underlying hardware. The virtual machine layer may also manage flow control between different connected modules (each performing different functions); this may be done on a concurrent basis. It may also define common data structures for signal processing, as will be described in more detail subsequently.

5

15

20

25

30

The CVM may be used in a development environment to enable a communications device, (e.g. a baseband stack, or indeed an entire SoC including several baseband stacks from different vendors, or an end product such as a mobile telephone) to be modelled and developed or to actually perform baseband processing.

The potency of applying the 'virtual machine layer' concept to the domain of communications DSPs can best be understood through an example from a non-analogous field. In the field of PC software, Microsoft's Windows<sup>TM</sup> operating system (sitting on top of the system BIOS) insulates software developers from the actual machine in use, and from the specifics of the devices connected to it. It provides, in other words, a 'virtual machine layer' upon which code can operate. Because of this virtual machine layer, it is not necessary for someone writing a word processor, for example, to know whether it is a Dell or a Compaq machine that will execute their code, or what sort of printer the user has connected (if any). Furthermore, the operating system provides a set of common components, functions and services (such as file dialog panels, memory allocation mechanisms, and thread management APIs). Because only written once, the rigour, extent and reliability of such 'common code' is greatly increased over what would be the case if each application had to re-implement it, over and over again. Further, the manufacturers of PC hardware are protected from the complexities of software development, having only to provide a BIOS and drivers from the appropriate Windows APIs in order to take advantage of the vast array of existing software for that platform.

t

This situation can be contrasted with the pre-Windows situation in which each application would frequently contain its own custom GUI code and drivers.

A key enabler for the PC Windows 'virtual machine layer' approach is that a large number of applications require largely the same underlying 'virtual machine' functionality. If only one application ever needed to use a printer, or only one needed multithreading, then it would not be effective for these services to be part of the Windows 'virtual machine layer'. But, this is not the case as there are a large number of applications with similar I/O requirements (windows, icons, mice, pointers, printers, disk store, etc.) and similar 'common code' requirements, making the PC 'virtual machine layer' a compelling proposition.

5

10

15

However, prior to the CVM, no-one had considered applying the 'virtual machine' concept to the field of communications DSPs or basestations; by doing so, the CVM enables software to be written for the virtual machine rather than a specific DSP, decoupling engineers from the architecture constraints of DSPs from any one source of manufacture. This form of DSP independence is as potentially useful as the hardware independence in the PC world delivered by the Microsoft Windows operating system.

- There are therefore several key advantages to various implementations of the present invention:
- Porting baseband stacks across DSP architectures and to different media access hardware (such as, for example, porting a stack for a GSM phone operating at 900 MHz to one operating at 1800MHz) will be much faster since the CVM enables stacks to be designed which are not architecture or spectrum specific: a critical advantage as time to market becomes ever more important. Hence, a stack will work on any DSP architecture to which the virtual machine layer has been ported.

Likewise, a DSP to which the virtual machine layer has been ported will run all the stacks written for the virtual machine layer.

• Much of the high MIPS, complex code (e.g. a Viterbi decoder) will be written once only for the virtual machine layer, as opposed to many different times for each DSP architecture. Hence, quality and reliability of this complex code can be economically improved. That in turn means that the baseband stacks will themselves need less code and what stack code there is need be less complex, thus increasing its reliability.

5

10

15

20

25

The virtual machine layer provides the ability to prototype either entirely in software
or with a mixture of software and proven DSP components, allowing the
identification of algorithmic deficiencies and resource requirements earlier in the
development cycle.

The virtual machine layer is programmed with or enables access to various core processes and/or core structures and/or core functions and/or flow control and/or state management. The core processes with which the virtual machine layer is programmed (or enables access to) include one or more 'common engines'. These 'common engines' perform one or more of the baseband stack functions, namely: source coding, channel coding, modulation and their inverses (source decoding, channel decoding and demodulation). The 'common engines' include the fast Fourier transform (FFT), Viterbi decoder (with various constraint lengths, Galois polynomials and puncturing vectors), Reed-Solomon engines, discrete cosine transform (DCT) for the MPEG decoders, time and frequency bitwise re-ordering for error decoherence, complex vector multiplication and Euler synthesis. A more extensive list is contained at Appendix 2. One or more of these parameterised transforms are commonly required by communications baseband stacks. This subsidiary feature is predicated on the inventive insight that a set of common processes is found within almost all of the key digital broadcast systems; an example is the similarity of GSM to DAB: both, for example, use interleaving and Viterbi decoding. Commonality is hence predicated on a common mathematical foundation.

15

20

ļ

In addition, a 'core structure' may also be present in each case. The 'core structure' involves splitting the decoding chain up into a symbol processing section (concerned with processing full symbols, regardless of whether all the information held within that symbol is to be used) and data directed processing, in which only those bits which hold relevant information are processed. In each case, it is highly desirable that the processing modules are able to allocate, share and dispose of intermediate, aligned memory buffers, pass events between themselves, and exist within a framework that enables modular development.

The core function may relate to resource allocation and scheduling, include one or more of the following: memory allocation, real time resource allocation and concurrency management

The software can preferably access PC debug tools, which are far superior in performance and capability than DSP design tools. It may be subject to conformance scripting, as will be defined subsequently. In addition, it may operate with a component, in which only that information necessary to enable it to operate with and/or otherwise model the performance of the component is supplied by the owner of the intellectual property in the component. This enables the owner of the intellectual property (which can be valuable trade secret information such as internal details, design and operation) to hide that information, releasing only far less critical information, such as the functions supported, the parameters required the APIs, timing and resource interactions, and the expected performance for characterisation estimation

## 25 Summary of the CVM implementation

The CVM is both a platform for developing digital signal processing products and also a runtime for actually running those products. The CVM in essence brings the complexity management techniques associated with a virtual machine layer to real-time digital signal

WO 01/54300

10

15

20

25

30

33

PCT/GB01/00280

processing by (i) placing high MIPS digital signal processing computations (which may be implemented in an architecture specific manner) into 'engines' on one side of the virtual machine layer and (ii) placing architecture neutral, low MIPS code (e.g. the Layer 1 code defining various low MIPS processes) on the other side. More specifically, the CVM separates all high complexity, but low-MIPs control plane and data 'operations and parameters' flow functionality from the high-MIPs 'engines' performing resource-intensive (e.g., Viterbi decoding, FFT, correlations, etc.). This separation enables complex communications baseband stacks to be built in an 'architecture neutral', highly portable manner since baseband stacks can be designed to run on the CVM, rather than the underlying hardware. The CVM presents a uniform set of APIs to the high complexity, low MIPS control codes of these stacks, allowing high MIPS engines to be re-used for many different kinds of stacks (e.g. a Viterbi decoding engine can be used for both a GSM and a UMTS stack).

During the development stage of a digital signal processing product, the MIPS requirements of various designs of the digital signal processing product can be simulated or modelled by the CVM in order to identify the arrangement which gives the optimal access cost (e.g. will perform with the minimum number of processors); a resource allocation process is used which uses at least one stochastic, statistical distribution function, as opposed to a deterministic function. Simulations of various DSP chip and FPGA implementations are possible; placing high MIPS operations into FPGAs is highly desirable because of their speed and parallel processing capabilities.

During actual operation, a scheduler in the CVM can intelligently allocate tasks in real-time to computational resources in order to maintain optimal operation. This approach is referred to as '2 Phase Scheduling' in this specification. Because the resource requirements of different engines can be (i) explicitly modelled at design time and (ii) intelligently utilised during runtime, it is possible to mix engines from several different vendors in a single product. As noted above, these engines connect up to the Layer 1 control codes not directly, but instead through the intermediary of the CVM virtual

machine layer. Further, efficient migration from the non-real time prototype to a run time using a DSP and FPGA combination and then onto a custom ASIC is possible using the CVM.

## 5 The CVM is implemented with three key features:

- Dynamic, multi-memory-space multiprocessor distributed scheduler with support for co-scheduling.
- APIs to commonly used, high-MIPs operations for digital broadcast and communications, with architecture-native implementations.
- Resource management and normalisation layer (provided over the native RTOS).

The CVM can exist in several 'pipeline' forms. A 'pipeline' is a structure or set of interoperating hardware or software devices and routines which pass information from one device or process to another. In the DSP environment, such pieces of information are often referred to as 'symbols'. Pipelines can be implemented also as data flow architectures as well as conventional procedural code and all such variants are within the scope of the present invention. The CVM can also be conceptualised and implemented as a state machine or as procedural code and again all such variants are within the scope of the present invention.

- One instance of the CVM contains an Interpreted Pipeline Manager, which incorporates run-time versions of the CVM core. By 'interpreted' we mean that its specification has not been translated into the underlying machine code, but is repeatedly re-translated as the program runs, in exactly the same was as an interpreted language, such as BASIC.
- Another instance is an Instrumented Interpreted Pipeline Manager which incorporates run-time versions of the CVM core. This operates in the same was as an Interpreted Pipeline Manager, but also produces metrics and measurements helpful to the developer. An interpreted non-instrumented version is also useful for development and debugging,

as is a compiled and instrumented version. The latter may be the optimal tool for developing and debugging.

Another version of the CVM is a Pipeline Builder. Instead of running, it outputs computer source code, such as C, which can be compiled to produce a Pipeline implementation. For this reason it must have available to it CVM libraries. It can be thought of as the compiled and non-instrumented variant.

The CVM apparatus may include or relate to a standardised description of the characteristics (including non-interface behaviour) of communications components to enable a simulator to accurately estimate the resource requirements of a system using those components. Time and concurrency restraints may be modelled in the CVM apparatus, enabling mapping onto a real time OS, with the possibility of parallel processing.

15

20

25

10

5

## CVM DETAILED DESCRIPTION

#### **CVM Overview**

The CVM is both a platform for developing digital signal processing products and also a runtime for actually running those products. The CVM in essence brings the complexity management techniques associated with a virtual machine layer to real-time digital signal processing by (i) placing high MIPS digital signal processing computations (which may be implemented in an architecture specific manner) into 'engines' on one side of the virtual machine layer and (ii) placing architecture neutral, low MIPS code (e.g. the Layer 1 code defining various low MIPS processes) on the other side. More specifically, the CVM separates all high complexity, but low-MIPs control plane and data 'operations and parameters' flow functionality from the high-MIPs 'engines' performing resource-intensive (e.g., Viterbi decoding, FFT, correlations, etc.). This separation enables

WO 01/54300

36

PCT/GB01/00280

1

complex communications baseband stacks to be built in an 'architecture neutral', highly portable manner since baseband stacks can be designed to run on the CVM, rather than the underlying hardware. The CVM presents a uniform set of APIs to the high complexity, low MIPS control codes of these stacks, allowing high MIPS engines to be re-used for many different kinds of stacks (e.g. a Viterbi decoding engine can be used for both a GSM and a UMTS stack).

The virtual machine layer supports underlying high MIPs algorithms common to a number of different baseband processing algorithms, and makes these accessible to high level, architecture neutral, potentially high complexity but low-MIPs control flows through a scheduler interface, which allows the control flow to specify the algorithm to be executed, together with a set of resource constraint envelopes, relating to one or more of: time of execution, memory, interconnect bandwidth, inside of which the caller desires the execution to take place.

15

10

5

During the development stage of a digital signal processing product, the MIPS requirements of various designs of the digital signal processing product can be simulated or modelled by the CVM in order to identify the arrangement which gives the optimal access cost (e.g. will perform with the minimum number of processors); a resource allocation process is used for modelling which uses at least one stochastic, statistical distribution function (and/or a statistical measurement function), as opposed to a deterministic function. Simulations of various DSP chip and FPGA implementations are possible; placing high MIPS operations into FPGAs is highly desirable because of their speed and parallel processing capabilities.

25

During actual operation, a scheduler in the CVM can intelligently allocate tasks in realtime to computational resources in order to maintain optimal operation. This approach is referred to as '2 Phase Scheduling' in this specification. Because the resource requirements of different engines can be (i) explicitly modelled at design time and (ii) intelligently utilised during runtime, it is possible to mix engines from several different vendors in a single product. As noted above, these engines connect up to the Layer 1 control codes not directly, but instead through the intermediary of the CVM virtual machine layer. Further, efficient migration from the PCT non-real time prototype to a run time using a DSP and FPGA combination and then onto a custom ASIC is possible.

#### The CVM is implemented with three key features:

5

20

25

- Dynamic, multi-memory-space multiprocessor distributed scheduler with support for co-scheduling.
- APIs to commonly used, high-MIPs operations for digital broadcast and communications, with architecture-native implementations.
  - Resource management and normalisation layer (provided over the native RTOS).

#### 15 The CVM is a design flow solution as well as a runtime

The CVM provides a complete design flow to complement the runtime. This provides the engineer with fully integrated mathematical models, statistical simulation tools (essential for operation with bursty data), a priori partitioning simulation tools (to determine e.g., whether a datapath should go into hardware or run in software on a DSP core). Through the use of custom libraries for mathematical modelling tools (e.g. Matlab / Simulink), the CVM is able to model in detail and with bit-exact accuracy the high-MIPs engine operations, allowing engineers to determine up front how many bits wide the various datapaths must be, etc. However, the system is also able to accept XML commands from a statistically simulated control plane, allowing birth/death events and burstiness to be handled within the context of the model. Furthermore, since even the simulation engines are accessed through the scheduler's indirection interface, it is possible to plug in calls to e.g. real hardware implementations to speed simulation execution.

ı

It is also, importantly, possible to perform simulation of resource loading under various system partitioning decisions. How many instances of a particular algorithmic 'engine' (e.g., a Viterbi decoder, a RAKE receiver element, a block FFT operation, etc.) are required to provide sufficient cover under various statistical loadings? What happens if a datapath is moved across a latent and/or contended resource such as a bus? What if the datapath is implemented in hardware rather than software? All of these decisions are critical but existing toolsets have not addressed them, and this is doubly true when the partitioning decisions are being made with respect to multiple, third-party IP engines or engines (see below). The CVM design flow explicitly enables these sorts of design decisions to be answered. Furthermore, initial partitioning information is then 'fed forward' from the design toolset into the runtime scheduler, enabling it to vector requests off to the appropriate engine instances for implementation when the system is under actual dynamic load.

15

20

25

5

10

Working from the 'bottom up', treating the software largely as an afterthought, is not longer a viable route to market; this path simply takes too long, yields a result that is too architecture-specific, and has a bad 'fit' to the parallel, state-machine nature of the underlying domain. Working from the 'top down', the paradigm utilised by the CVM, provides a much more powerful and extensible solution.

A final point about the CVM is that by separating out the control flow code from the underlying engines, it becomes possible to perform a lot of development work on conventional platforms (e.g., PCs) without having to work with the actual embedded target. This allows for much faster turnaround of designs than is generally possible when using a particular vendor's end target development platform.

Example: The CVM is a design solution for hard real time, multi-vendor, multiprotocol environments such as SoC for 3G systems

5

10

15

20

25

30

One of the core elements of the CVM is its ability to deal with (potentially conflicting) resource requirements of third party software/hardware in a hard real time, multi-vendor, multi-protocol environment. This ability is a key benefit of the CVM and is of particular importance when designing a system on chip (SoC). To understand this, consider the problems faced by a would-be provider of a baseband chip for the 3G cellular phone market. First, because of the complexity of the layer 1 processing required, simply writing code for an off-the-shelf DSP is not an option; an ASIC will be required to handle the complexities of dispreading, turbo decoding, etc. Secondly, since UMTS will only be rolled out in a small number of metro locations initially, the chip will also need to be able to support GSM. It is unlikely that the company producing the baseband chip will have extensive skills in both these areas, therefore IP will need to be licensed in. This point becomes particularly relevant in light of the ever increasing time-to-market pressures for technology companies. But licensing in part-hardware, part-software IP engines from multiple vendors for layer 1 provides a real problem. First, there is no current common simple standard for 'mix and match' IP in this manner. What is needed, and what the CVM design flow provides, is a way to characterise both the static and dynamic resource requirements of a 3rd party IP block, so that it may be co-scheduled in real time with other IP engines, potentially from an entirely different supplier, and then connected transparently through to the higher level layer 1 control code. Furthermore, the nature of the CVM is that these high-level overall call structures and control planes can be produced in an architecture-neutral language (e.g., SDL compiled to ANSI C), with only the low-level, high-MIPs parts being implemented directly in an architecture-specific form.

As noted above, the high MIPs functionality contained within the engines represent complete operational routines. These engines may be implemented in hardware or software or some combination of the two, but this is unimportant from the point of view of the high level 'calling' code, which is entirely abstracted from the engines. The high-

level IP communicates with the underlying engines via CVM scheduler calls, which allow the hard real-time dynamic resource constraints to be specified. The scheduler then dispatches the request to the appropriate datapath for execution, which may involve calling a function on a DSP, or passing data to an FPGA or ASIC. Importantly, the scheduler can deal with multiple hard datapaths that may have different access and execution profiles — for example, an on-bus Viterbi decoder, an on-chip software based decoder, and an off-chip dedicated ASIC accessed via external DMA — and pass particular requests off to the appropriate unit, which is completely independent from the calling high-level code.

This also means that, where two different communications stacks require some common high-MIPs engines, a vendor of an appropriate (platform-specific) engine implementation (whether designed in hardware, software, or some combination of both) can sell into both markets, and, if the two standards are implemented on a single SoC, both stacks can potentially share the same accelerator. In addition, the CVM specifies a set of over 100 core operations which taken together provide around 80% of the high-MIPs functionality found in the vast majority of digital broadcast and communications protocols. The CVM runtime also provides a wrapper around the underlying RTOS, presenting the high-level code with a normalised interface for resource management (including threads, memory, and external access).

Using the CVM, it is possible to construct an integrated development platform for communications SoC products, in which a number of third party vendors are able to publish their IP, as either high-level architecture neutral SDL or C++ components, or architecture specific, resource profiled engines (which can be hardware, software, or a combination of both). An integrated design flow would enable the SoC designer to produce an overall system that contains the appropriate engines (chosen from particular vendors), add her own IP on both or either side of the CVM, and then generate both the deployable hardware specification (as a number of VHDL-defined cores, together with accelerators) and software components. It is possible to construct a toolset which would

provide a complete flow through mathematical modelling, statistical a priori stochastic simulation for partitioning, protocol verification and final system generation and provide appropriate mechanisms to characterise, publish, enumerate and use libraries of 'packaged' IP within designs.

5

10

15

20

25

This system would have the potential to become the main workbench for SoC designers, who would only have to go into VHDL tools to develop the high-MIPs engines, not any of the layer 1 control fabric.

## The CVM allows SDL to be used in designing Layer 1

As noted above, the CVM allows the low-MIPs code to be written in an architectural neutral manner, using either ANSI C++ or, preferably, SDL which may then be compiled to ANSI C. SDL is a language widely used within the telecommunication industry for the representation of layer 2 and layer 3 stacks, and is particularly well suited to systems that are most economically expressed in a state machine format. SDL traditionally would not be appropriate for use below layer 2 (the end of the 'soft real time' domain). The SDL code is entirely portable between various architectures, and may be tested in the normal manner using tools such as TTCN. System constraints (such as dynamic resource ceilings) can be attached to various portions of the code and substrate interconnects in development and then simulated with realistic loading models to allow up-front partitioning of the datapaths into hardware and software. Importantly, the CVM schedule is cognisant of the datapath partioning decisions taken during the design time portion of the development process. The toolflow is fully integrated with Matlab and Simulink, allowing bit-accurate testing of high-MIPs functionality. The use of SDL as the preferred language for the high-level logic flows within layer 1 is not accidental - SDL has been widely used within layers 2 and 3 of telecommunications stacks such as GSM, but has not crossed the chasm into the hard real time domain. With the CVM, by contrast, it becomes possible to invoke parallel, hard real time execution from SDL control flows, thereby allowing the extremely powerful and natural state machine expressiveness of SDL to be used to author the high level layer 1 algorithms.

42

ļ

Increasingly, although low MIPs these algorithms are themselves extremely complex, as they must deal with issues such as bursty rate matching, user transport channel birth / death events, handovers between multiple standards, and QoS-bound graceful degradation under load, to name but a few. Other languages not designed for real-time operations (e.g. C++ and Java) can also be used in designing Layer 1, as alternative s to SDL.

#### Theoretical background to the CVM

5

10

15

20

25

Current digital communications systems are built around a largely common consensus, which has emerged in the last 15 years or so, about the best way to reliably transmit information wirelessly in the face of quite severe channel effects. Two-way systems have somewhat different channel and modulation requirements from broadcast-oriented systems (for example, using CDMA to provide graceful degradation in the face of a congested spectral band, and having some 'hard' real time requirements), but overall much commonality exists.

For example, in the specific case of broadcast (one-way) systems, decoders and encoders may be seen as simply parallel 'protocol stacks'. Most broadcast transmission systems start with source coding (such as MPEG; this compresses the input to reduce bitrate) followed by channel coding (such as convolutional and Reed-Solomon coding; this adds structured redundancy to improve the ability of the receiver to extract information despite signal corruption) followed by modulation (at which point a number of subcarriers are modified in some combination of angle (frequency or phase) or amplitude to hold the information. The reverse process is then carried out in the receiver, yielding (on one level) the diagram of Figure 5. Hence, a set of common processing engines are found within almost all of the key digital broadcast systems, and a common processing structure may also be applied in each case.

43

The CVM embodiment exploits this as follows: the common engines, (or functions or libraries) include algorithms to perform one or more of the following: source coding, channel coding, modulation, or their inverses, namely source decoding, channel decoding and demodulation. They include for example, the fast Fourier transform (FFT), Viterbi decoder (with various constraint lengths, Galois polynomials and puncturing vectors), Reed-Solomon engines, discrete cosine transform (DCT) for the MPEG decoders, time and frequency bitwise re-ordering for error decoherence, complex vector multiplication and Euler synthesis, etc. A more extensive list is at Appendix 2. These are high MIPS routines and therefore ideally implemented in a CVM in an architecture specific manner (either through assembly code or hardware accelerators). They can, regardless of this, be accessed in the CVM through common, high level APIs. Each of these parameterised transforms has a parallel mathematical modelling block provided for it.

5

10

15

20

The common structure involves splitting the decoding chain up into a symbol processing section (concerned with processing full symbols, regardless of whether all the information held within that symbol is to be used) and data directed processing, in which only those bits which hold relevant information are processed. In each case, it is critical that the processing modules are able to allocate, share and dispose of intermediate, aligned memory buffers, pass events between themselves, and exist within a framework that enables modular development. The common structure is paralleled where appropriate in a mathematical modelling environment and described via graph description language (GDL). Figure 6 schematically depicts this common block and structure approach used in the CVM.

A similar analysis may be provided for 2-way systems, except that there is an additional CCS (calculus of concurrent systems) requirement and resource allocation issue, and the required 'critical mass' of processing engines is slightly different.

44

ı

It is interesting that current generation third party application development tools and hardware deployment platforms (DSPs and DSP cores) do not reflect the structural realities discussed above, and do not (on the whole) provide hardware acceleration tailored towards communications baseband applications nor the 2 phase scheduling approach (see below). Nor do current embedded operating systems support these operations in any systematic or coherent manner.

However, the number of digital communications systems is increasing rapidly, creating a demand for rapid time-to-market deployment of baseband stacks. As explained above, a core innovative approach of the present invention is to exploit the underlying commonality and requirements of such systems by providing a software-hosted common 'virtual machine layer' (exemplified by the CVM embodiment) reifying these capabilities and software structure. One key commercial application is as a design solution for hard real time, multi-vendor, multi-protocol environments such as SoC (as noted above).

15

20

10

5

#### CVM Development Methodologies

The development methodology used in the CVM builds upon (and departs from) a methodology using layered development and layered deployment. These concepts will be discussed initially: Layered development refers to a process of progressing from mathematical models, through C++ or SDL code to a target assembler implementation (if necessary). Throughout this process, each of the modules in question is maintained at each of the necessary levels (for example, a convolutional decoder would exist as a parallel mathematical model, C++ implementation, SIMD model and assembler implementations in various target languages).

Layered deployment refers to the use of libraries to isolate the code as far as possible from the underlying hardware and host operating system when a receiver stack is actually implemented. Hence as much as possible of the code (high complexity but low MIPs requirement) is kept as generic SDL or ANSI-compliant C++ which is then simply recompiled for the target platform. For example, a library is used to provide platform-dependent functions such as simple I/O, allocation of memory buffers etc. Another

45

library is used to provide high-cycle routines (such as the FFT, Viterbi decoder, etc.) in an architecture specific manner, which may involve the use of highly crafted assembler routines or even callthroughs to specialised hardware acceleration engines.

These two libraries, no matter what the underlying hardware and operating system substrate, are manifest as a common API to the 'core' code, which therefore does not have to be modified during a port. The only code which does get modified, namely the contents of the *library* implementations, benefits from significant encapsulation and a wide variety of test vectors generated from the mathematical models. It is because the points of articulation in the architecture are appropriately positioned that porting of stacks can be rapidly achieved using this approach.

Furthermore, as a development platform, this approach has the great advantage that one can develop on one architecture (e.g. the Intel platform) running not a mathematical model but rather a full, real-time transceiver, and then simply swap the libraries and recompile on the target architecture. This is very useful when trying to e.g., tune an equaliser module.

15

20

25

The CVM approach builds on this way of working. However, in addition, as much as possible of the common functionality is abstracted into the 'virtual machine' hardware abstraction layer, together with key services and functions that are useful for all digital communications baseband processing work.

Figure 7 below shows how this would work at an architectural level. Instead of the given stack being shipped with different library implementations for platform A and platform B, in the CVM there is a common 'baseband operating system' layer for each of platform A and platform B, providing a common API on top of which (apart from a recompile) the higher level code can run unchanged.

46

I

Furthermore, we can incorporate into this layer much of the functionality that otherwise would lie within the C++ core, such as the symbol subscriber architecture for symbol-directed processing, and the pipeline architecture for data directed processing.

5

10

15

#### Specific CVM Development Methodologies: Two Phase Scheduling

#### Phase I

An important aspect when building a Baseband communications system is quantifying the requirements of the hardware and software platform the application will run on. A baseline calculation of the number of MIPs (millions of instructions per second) an application will require is relatively straight forward, simply calculate the requirements of each component to perform one operation, multiply by the number of operations and add them all together. This, however does not take into account aspects like parallelism. Although, theoretically, 2 x 500 MIPs processors will deliver 1000 MIPs of processing power the algorithms may not be able to take advantage of this if the are waiting for operations on another chip to complete. There are also the extra processing requirements of the scheduler and the data transfer overheads to consider. The data transfer penalty is probably small if both processors are on the same board but more significant if they are on separate boards plugged into an external bus. Bus contention (two or more processors wanting to transfer data at the same time) can also reduce overall efficiency.

20

The CVM provides a number of methods to facilitate implementing systems in this sort of distributed environment.

WO 01/54300

47

PCT/GB01/00280

Initially we can quantify the requirements of the individual computing components such as the signal processing functions described in **Appendix 2** and the more application specific engines built upon them. In environments like 3G mobile communications the amount of data passing though a block will vary over time so it is not sufficient just to calculate the requirements of a block at one data rate. Instead a profile will be built up over the range of potential input vector sizes.

The CVM allows a system to be defined as a collection of data flows (pipelines) where data is injected at one end, and consumed at the other. The engines on these pipelines are characterised in terms of how much processing they require as a function of input vector size. The first pass at calculating the MIPs usage is to simulate passing engines of varying size along this pipeline and calculating the total usage as a function of input block size. This calculates the total MIPs requirements of the engines assuming they are run sequentially to completion on a single processor.

15

20

10

5

A more sophisticated model then assigns engines to separate processors and allows true pipelining. A solution based on this architecture will require more MIPs than the single threaded solution but has the potential, once the pipeline is loaded, to process data engines in shorter elapsed time. If N is the number of processors, E(N) the efficiency of processor utilisation (1 = 100%, 0 = zero), Mp the MIPs rating of a single processor and M the total MIPs requirement of the problem then the time to process 1 seconds worth of data T will be;

$$T = M / (E(N) \times N \times Mp)$$

1

The objective is to find the smallest value of N where T is less than 1 by a "comfortable" margin. E(N) will be close to 1 for a single board and will drop as the number of boards is increased (because of the overheads introduced by scheduling and data transfer). E(N) will also vary depending on how the processing engines are distributed between the boards (because of the varying data transfer requirements and the possibility of uneven load balancing leaving an processor idle some of the time).

A CVM simulator that has knowledge of the scheduling process, the characteristics of the bus and the characteristics of the engines will be able to calculate E(N) and hence T for different numbers of boards and engine arrangements. It will also be possible to investigate the effects of "doubling up" some of the engines; that is having the same functionality on more than one board.

Once we know the sequence of engines that are required for a task we can set the CVM to search through arrangements of engines and boards looking for the optimal solution. It will also be possible to have individual Mp values for the boards (replace N x Mp by the sum of the individual Mps) and to tie specific engines to specific boards, for instance a Viterbi decoder will always run on an FPGA, which will have a higher MIPs rating than a DSP. For large numbers of engines exhaustive searches will become impractical and some assistance from an engineer will be required.

#### Phase II

5

10

15

20

25

Once we have and acceptable arrangements of engines and boards we can move onto phase two of the scheduling process, "doing it for real". Phase I will have generated a system configuration which can no be used to load the engines onto the correct boards. This information will also be made available to the scheduler on the main board. Once the system is running data engines will flow from the scheduler to the engines that will operate on them. Most of the time this scheduler will simply send data onward in the

order they need to be processed but there will be occasions when more intelligence can be applied. When there are multiple engines of equivalent priority the scheduler will look to try and balance the queue sizes on all the boards by scheduling work to the least loaded. When the same functionality exists on more than one board the scheduler will again look for the most appropriate board to schedule. All the boards will have a local scheduler to obviate the need to involve the main scheduler in routing engines between two engines on the same board. When there is a choice of board to send work to schedulers will always choose their own board when possible. The scheduler will also have to monitor the absolute urgency of the most urgent engines looking for potential lulls in the processing when it can schedule less urgent activities, such as routing log messages and monitoring information back to a monitoring console

# More CVM Development Methodologies: the MIPS Counter as used in a UMTS implementation

As noted above, the CVM consists of a number of distributed engines that are connected and controlled by the CVM Scheduler. These engines may sit on the same hardware, but could sit on different hardware (CPU, DSP or FPGA.) For a UMTS implementation of the CVM, a system to identify bottlenecks and aid in serialising the engines/blocks has been developed. We first assume that the processing route for a block of data is given; for instance the UMTS standards 25.212 and 25.222 suggest how the block is muxed in the TrCH stage. Some of the processing may then be switched between routes depending on some objective criteria such as BER. However, the required engines are known. Then, the order of the engine must be determined in terms of the data size and number of users. For example, if a vector is of length n, and if the engine consists of for (int i=0,i <n, i++)

```
25 <n, i++)
{
for (int j=0,j <n, j++)
{
//Do something...
```

5

10

15

20

ı

}

5

15

20

25

then we can say that the process is an order n^2, or o(n^2). Next we can count the number of operations ('+', '-',... in (//Do something'). FFTs are for example n Log (n) processes. We can then multiply this by the device's instructions per operation and then divide this by the number of MTPS to get the time that the device will take to perform a task. Alternatively we can simply set a relative time.

The same process can be repeated for the number of users (K): for example MU can go
as 2^K. Finally, each block may or may not change the bit rate. Turbo Encoding
increases it multiplicatively by a factor of 3.m CRC adds 12 bits. (Note, that bus latency,
the scheduler, parallelisation/serialisation can all be considered to be engines).

The point is that we know that data rate. The question answered by this process is how we can distribute the engines (e.g. their MIPS budget) to accommodate this.

#### TopDownDesign

Traversing the processing chain is quite complex when state and data control are needed. This procedure is used to tie in RS C++ blocks through a standard adaptor to integrate with Simulink. Fundamentally, the intention is to move through hierarchies. As you move up layers, so the abstraction becomes higher and higher. The intention is to round trip data a 'user' creates 3 services: The UE Tx this to the BS through a physical channel with certain properties. The BS receives and decodes the data. In this case the BS has a trivial backhaul, and retransmits the data back to the UE, through a physical channel, whereupon the data is compared to the input data. This system allows us to interchange engines to improve performance in terms of BER and time in a variety of channels.

51

#### **CVM Features**

5

20

25

The CVM can be thought of as a *minimal* OS to provide the sorts of functionality required by baseband processing stacks (and, as mentioned, these can be two-way stacks also, such as GSM or Bluetooth). It is therefore complementary to a full-blown embedded operating system like Microsoft Windows CE or Symbian's EPOC.

The CVM provides (inter alia) the following functionality:

- Extensive set of vector-processing primitives (more completely listed at Appendix 2), covering operations such as FFTs, FIR and IIR and wave digital filters, decimation, correlation, complex multiplication, etc. These should use hardware acceleration where this is available on the underlying hardware, and would be accessed via a set of library calls paralleling an extended version of a library. In a sense, this aspect of the CVM represents a software or API abstraction of an idealised digital signal processing engine for digital communications.
- Support for allocation of aligned buffers and memory 'handshaking' (ping-pong buffers).
  - Advanced scheduling management, with the option for pre-emptive multithreading of a simple kind. Hard real-time performance (i.e., the ability to guarantee that a piece of code will execute at a particular point in time) will be supported as a key component of the architecture. Inter-process communication structures (at least shared memory) and thread synchronisation facilities will be provided. A key feature is a stochastic parallel scheduler, cognisant of design time partioning decisions for CVM engines across a heterogenous computational substrate.
  - Explicit support for the notion of symbol and data directed processing. This will
    directly support the ability to add symbol subscribers and pipeline stages into the
    structure to allow modular development.
    - Support for key I/O peripherals, including serial ports, parallel ports and display controllers.

ļ

- Extensibility to enable the scope of the O/S to be increased, particularly for modular
   I/O support.
- Characterisation libraries for a particular implementation, allowing mathematical models and real-time prototypes to mimic the performance of the target substrate and interconnects to a high degree of accuracy.
- PC versions to enable the production of real-time prototypes.
- Support for communication with a host (application) OS this will be bi-directional
  to enable callbacks and so on. A component intercommunication technology (e.g.
  COM) may be used to provide the binary 'glue'. A suitable application OS might be,
  for example, EPOC32 or Windows CE, as these are OSs designed to perform the
  more usual user-level I/O and structured storage management.
- Ability to 'pare down' the ROM image of the CVM at build time to ensure that the minimum ROM (hence, ultimately, chip area) is used. This uses a minimal implementation of the CVM.
- State machine functionality management (including potential integration with SDL)
  - Support for data structures
  - Transforms between different representations (such as fixed and floating point).

The goal of the CVM is to enable the rapid deployment of particular applications onto particular targets, with the multiplicity of applications coming at the development stage. Conventional OSs are designed for run-time support of a variety of apps that are essentially unknown when the OS is loaded, but this is typically not the case with the CVM. Moreover, the CVM does not need to handle interaction with a user, except by supporting presentation streams through portals provided by the 'host' OS.

25

5

10

The CVM incorporates a number of the features that are currently in the high-level C++ code of a DAB stack into the infrastructure level (such as the appropriate modular

l

structure for the development of symbol-directed and data-directed processing), and is not simply a 'library wrapper'.

The CVM concept rests upon the idea (critically dependent upon domain knowledge that can only be achieved through review of the various standards and the process of actually building the stacks) that abstracting the common functions and (importantly) processing structures required by modern digital broadcast and communications standards is possible and can be achieved elegantly through an appropriate software abstraction layer coupled with a systematic layered development environment.

#### 10 CVM Advantages

15

20

25

With the CVM, stack developers are isolated from the particular hardware in use. The CVM provides support for the structures (e.g., symbol and data-directed pipelines, and state machines), functions (e.g., memory allocation and real time resource and concurrency management) and libraries (e.g., for FFT, Viterbi, convolution, etc.) required by digital communication baseband stacks to enable code to be written once, in a high-level language (SDL, ANSI C/C++ or Java) and merely recompiled (if necessary, with Java it would not be, and COM or some other form of component intercommunication technology can provide the 'binary level' glue to link the modules together) to run on a particular platform, making calls through to the hardware abstraction layer provided by the CVM layer.

Prototyping using the CVM will be very rapid, with each of the DSP modules paralleled by a mathematical model. Memory allocation and partitioning will be supported by an automated toolset (parameterised by the desired target hardware) rather than relying on guesswork. Once the processing chain is established on the model (which will optionally be performed by graphical arrangement and parameterisation rather than coding) and is

working successfully, it will be possible to run a real-time PC-based version (using the Intel MMX/SIMD version of the CVM, together with RadioScape's generic baseband processor module). Any changes to the standard code (e.g. a custom equaliser) may then be integrated in a modular, incremental fashion and the code-test-edit cycle (being PC based) could use all the latest PC development tools, and be very rapid. Use of hardware acceleration on the target platform will be covered by the CVM (since all of the required cycle-intensive features for digital communications baseband processing will be provided as library calls at the CVM API). Clearly, the use of an appropriately adapted underlying hardware unit, would provide targeted acceleration for most of the desired functions. For many applications, the support of lightweight pre-emptive multithreading and other low-level functions on the CVM itself will obviate the need to use any other RTOS, but interaction with a user-OS (such as Windows CE or Symbian's EPOC) will be supported and straightforward through the APIs discussed above.

5

10

With this approach, a CVM-compatible stack, once written, would be portable instantly to any of the hardware platforms onto which the CVM itself had been ported, (always providing, of course, that there were sufficient resources (MIPs, memory, bandwidth) on the target machine to execute the desired stack in real time) without involving extra work. This would represent a substantial market opportunity (assuming reasonable cross-platform penetration of the CVM) for stack vendors, as it will essentially insulate their developments from hardware specificity. There is also a particularly significant commercial opportunity for designing multi-vendor SoC products (see above).

From the hardware vendor's point of view, the advantage of the CVM is that once it is ported for a given processor, that processor would automatically support (resources permitting) all stacks that had been written to the CVM API. This, of course, obviates the need for the hardware provider to get into the applications business; they need only port the CVM. It also means that the need to produce and support a full-specification development environment and toolset is reduced, since stack vendors (for the digital communications market at least) would then be able to develop code purely in ANSI

C/C++ or Java. It should be noted that the CVM concept does not apply to all digital signal processing tasks, for example, making a PID controller for use in a car braking system. The reason that the CVM concept works for digital communication baseband processing is that, as explained above, there is a large pool of commonality in such systems that can be exploited; however, the CVM does not provide all the tools, structures or functions that would be required for other digital signal processing tasks, necessarily. Of course, it would potentially be possible to identify other such 'islands' of common function and extend the CVM idiom to cover their needs, but we are focussed here on the baseband aspects because they are highly in demand, and strongly exhibit the necessary commonality. The CVM approach leaves the hardware vendor free to compete not on the existing application set, but rather on the virtues of their hardware (e.g., MIPs, targeted acceleration, memory, power consumption).

#### The CVM Development Cycle

The process of actually using the CVM to develop a baseband stack will now be described. For the purposes of this specification, a device is the target being developed, such as a digital radio. A component is an identifiable specific part of it: either software, hardware, or both. 'Interpreted' means code (possibly compiled) which reads in configurations at run time.

20

5

10

The CVM Development Cycle begins with the 'Component Definition Language'. This language enables the full externally visible attributes of a component to be specified, as well as its behaviour. The intention is that this can be written by a manufacturer or (as will be seen later) could be generated by test runs of an instrumented CVM.

25

Via a set of plug-ins the Component Definition Language can be read in to a mathematical modelling tool, such as the industry popular MatLab or Mathematica. Using the modelling tool, the theoretical behaviour of all components to be used in the device would be explored and understood.

56

ļ

The results of this investigation would then be either transcribed, or output via another plug in to be developed, into 'Device Definition Language'. Just as Component Definition Language defines a component, this defines the target device being built, and will contain such elements as which components are used.

5

10

15

20

25

In effect, the Device Definition Language defines the communications 'Pipeline' that is being developed. The Pipeline concept is important since most communications devices can be thought of as the process of moving information through a pipeline, performing transforms on the way. It is in effect an electronic assembly line, but rather than operate on parts of a car, it operates on items of data commonly called 'symbols'. Thus a radio signal would eventually be transformed to an audio signal. Of course, 'real' devices are often more complicated than a simple pipeline, and may have more than one pipeline, branches, or loops. The CVM development process allows a pipeline design to be tested before a full hardware version is ever built. This leads to shorter development times.

To fully define a target device, or pipeline, more information is needed. We also need a description of the resources (such as CPU rate) available on our target, and this is defined in a 'Conformance Scripting Language' and interconnects. We also need to know how each component is used (both physical and software APIs); this is achieved using 'Component API Specifications'.

These three resources: the Device Definition Language, the Conformance Scripting Language, and the Component API Specifications, are now used within one of several possible CVMs: The first is the Instrumented Interpreted' (or, preferably, Instrumented and Compiled, which will perform more rapidly than an Instrumented Interpreted version) Pipeline Manager. This has some similarity to a software ICE. It reads the three resources and then emulates the pipeline (emulation may be in real time): so if the target is a radio it then runs as a radio. Because of the Conformance Scripting Language it is

57

able to simulate any bottlenecks or resource limitations that would exist on the target device and is useful for development and de-bugging. In addition to running, the Instrumented Interpreted/ or Instrumented Compiled Pipeline Manager also outputs diagnostic information for each device - in Component Definition Language. This is important, since it can now be fed back into the development cycle and merged with the original Component Definition Language descriptions to refine that description. Hence, information on actual performance is made available to the designer before any hardware is constructed, and this is where the (substantial) development savings are made. This closes the inner loop of the development cycle. The Instrumented Interpreted or Instrumented Compiled Pipeline Manager incorporates run-time versions of the CVM core. It is possible for software elements of the Instrumented Interpreted or Instrumented Compiled Pipeline Manager to be replaced by hardware versions. (Ideally one at a time, so that bugs can be detected as they are introduced.) This is another development process enhancement. This corresponds to the 2 Phase Scheduling process (see above) involving the design time portioning of engines across the computational substrate.

The second CVM is an Interpreted Pipeline Manager'. It is not instrumented, but in other regards is identical. It may be used in development and debugging and by a manufacturer to produce a complete product. This is the third benefit: much of the work in writing a communications device is already done. It also incorporates run-time versions of the CVM core.

The third CVM is a Pipeline Builder. It can be thought of as a Compiled Non-Instrumented variant. Like the other two it reads the three resources, but instead of running it outputs computer source code, such as C, which can be compiled to produce a Pipeline implementation. For this reason it must have available to it CVM libraries. Testing this closes the outer loop of the development cycle. The overall approach of the CVM development cycle is shown schematically at Figures 8 and 9.

25

5

10

15

20

ı

## Appendix 2

## Examples of Core Processes

# Signal Transforms and Frequency Domain Analysis

- Signal Flow Graphs (SFG)
  - Discrete Frequency DFT
  - Windowing (Hamming, Hanning etc.)

## Digital Filtering

- 10 Digital FIR Filters
  - Impulse Response
  - Frequency Response
  - FIR Low Pass Digital Filter
  - Infinite Impulse Response Digital Filters

15

## Adaptive Signal Processing

- Components for Adaptive Signal Processing including Adaptive Digital Filters
- Channel Identification
- Echo Cancellation
- 20 Acoustic Echo Cancellation
  - Background Noise Suppression
  - Channel Equalisation
  - Adaptive Line Enhancement (ALE)
  - Adaptive Algorithms, including:
- Minimising the Mean Squared Error
  - Adaptive Algorithm for FIR Filter

- Mean Squared Error
- Minimum Mean Squared Error Solution
- Wiener-Hopf Solution
- Gradient Techniques 1
- Gradient Techniques 2
  - The LMS Algorithm
  - Recursive Least Squares
  - Adaptive IIR Filtering
  - Gradient IIR Filtering Techniques
- 10 Feintuch's IIR LMS
  - Equation Error LMS Algorithm
  - Directed Mode (DDM)
  - Subband Adaptive Filter (SAF) Structure

## 15 Multirate Signal Processing

- Upsampling & Downsampling
- Interpolating Low Pass Filter
- Oversampling and Reconstruction
- Sigma-Delta Processing Architecture
- 20 Subband Processing
  - M-Channel Filter Banks by Iteration
  - Modulated Filter Banks
  - Polyphase Filter Banks
  - QMF Filter Banks

ı

#### Audio Signal Source Coding

- Lossless Huffman Coding/Decoding
- Linear PCM
- 5 Companding
  - Adaptive Quantization Tools
  - Linear Predictive Coding
  - Long-Term Prediction
  - Delta Modulation (DM)
- 10 Differential PCM (DPCM)
  - Adaptive DPCM (ADPCM)
  - LPC Vocoder
  - Code-Excited Linear Prediction (CELP)
  - Algebraic CELP (ACELP)
- 15 Subband Coding
  - Tools for Psychoacoustics
  - Spectral Masking
  - Temporal Masking
  - Precision Adaptive Subband Coding and bit Allocation and bit Stream Formatting tools

#### Digital Modulation

20

- XOR long an short code spreading/despreading
- Amplitude Modulation
- Quadrature Amplitude Modulation (QAM)

61

- Quadrature Demodulation
- Complex Quadrature Modulation
- Complex Quadrature Demodulation
- QPSK
- 5 n-PSK
  - M-ary Amplitude Shift Keying
  - $\pi/n$  QPSK
  - Unipolar RZ and NRZ Signalling
  - Polar and Bipolar RZ and NRZ Signalling
- 10 Bandpass Shift Keying, including
  - Amplitude (On-Off) Shift Keying
  - Binary Phase Shift Keying (BPSK)
  - Frequency Shift Keying including
  - Bandpass Filtering for BPSK
- Pulse Shaping including
  - Nyquist (Sinc) Pulse Shaping
  - Raised Cosine Pulse Shaping
  - Root Raised Cosine Pulse Shaping

## 20 Spread Spectrum Tools

- Pseudo Random Code Generation
- Gold Sequences
- Kasami Sequences
- Orthogonal Spreading Codes

- Variable Length OC Generation
- Orthogonal Walsh codes
- Code Detection
- Rake Receiver implementing
- 5 NBI Rejection Techniques including
  - Prediction filters
  - NBI rejection in Transform Domain
  - Decision feedback NBI rejection

# 10 Tools for Management of Multiple Access & Detection

- TDMA including
  - TDMA Frames
  - TDMA combined with FDMA
- CDMA including
- 15 Direct Sequence (DS) CDMA
  - Power Control
  - Beamforming Tools
  - Frequency Hopping CDMA
  - Multiuser Detection (MUD)
- Multiple Access Interference Suppression
  - Decorrelator
  - Interference canceller
  - Adaptive MMSE
  - MMSE receiver training

• Adaptive MMSE receiver DDM

#### Mobile Channels

- Rayleigh Fading Suppression mechanisms (Gaussian, Riceian)
- 5 Modelling and suppression tools, including:
  - Time spreading
  - Time spreading: coherence bandwidth
  - Time spreading: flat fading
  - Time spreading: Freq selective fading
- Time variant behaviour of the channel
  - Doppler effect

## **Channel Coding**

- Cyclic Coder
- 15 Reed Solomon Encoder
  - Convolutional Encoder
  - CE Puncturing
  - Interleaving
  - Convolutional Decoder
- Viterbi Decoder (Hard and soft decision)
  - Turbo Codes
  - Turbo EnCoding
  - Turbo DeCoding
- 25 Equalisation

64

- Adaptive Channel Equalisation
- FIR Equaliser
- Decision Feedback Equaliser
- Direct conversion toolkit
- QAM Analog RF/IF Architecture
  - QAM IF Downconversion support
  - Bandpass Sigma Delta support
  - Bandpass Sigma Delta to Baseband support
  - Bandpass and fs/4 Systems

10

# Signal Processing Library Functions

This section describes some of the signal processing functions available with the CVM

## **Vector Manipulation Functions**

15	AutoCorrelate	Estimates a normal, biased or unbiased auto-correlation of an input vector and stores the result in a second vector
	Conjugate (vector)	Computes the complex conjugate of a vector, the result can be returned in place or in a second vector.
	Conjugate (value)	Returns the conjugate of a complex value.
20	ExtendedConjugate	Computes the conjugate-symmetric extension of a vector in- place or in a new vector.
	Exp	Computes a vector where each element is e to the power of the

returned in place or in a second vector.

corresponding element in the input vector. The result can be

InverseThreshold Computes the inverse of the elements of a vector, with a threshold value. The result can be returned in place or in a second vector. Threshold Performs the threshold operation on a vector. The result can be 5 returned in place or in a second vector. CrossCorrelate Estimates the cross-correlation of two vectors and stores the result in a third vector. DotProduct Computes a dot product of two vectors after applying the ExtendedConjucate operation to them. 10 ExtendedDotProd Computes a dot product of two conjugate-symmetric extended vectors. DownSample Down-samples a signal, conceptually decreasing its sampling rate by an integer factor. Returns the result in a second vector. Returns the maximum value in a vector. Max, 15 Mean Computes the mean (average) of the elements in a vector. Min Returns the minimum value in a vector. UpSample Up-samples a signal, conceptually increasing its sampling rate by an integer factor. Returns the result in a second vector. PowerSpectrum (1) Returns the power spectrum of a complex vector in a second 20 vector. PowerSpectrum (2) Computes the power spectrum of a complex vector whose real and imaginary components are two vectors. Stores the results in a third vector. Add Adds two vectors and stores the result in a third. 25 Subtract Subtracts one vector from another and stores the result in a third. Multiply Multiplies two vectors and stores the result in a third.

66

Divide

5

10

20

25

Divides one vector by another and stores the result in a third.

ImaginaryPart Returns the imaginary part of a complex vector in a second vector.

RealPart Returns the real part of a complex vector in a second vector.

Magnitude (1) Computes the magnitudes of elements of a complex vector and

stores the result in a second vector.

Magnitude (2) This second version calculates the magnitudes of elements of the

complex vector whose real and imaginary components are

specified in individual real vectors and stores the result in a third

vector.

Phase (1) Returns the phase angles of elements of a complex vector in a

second vector.

15 Phase (2) Computes the phase angles of elements of the complex input

vector whose real and imaginary components are specified in real and imaginary vectors, respectively. The function stores the

resulting phase angles in a third vector.

ComplexToPolar Converts the complex real/imaginary (Cartesian coordinate

X/Y) pairs of individual input vectors to polar coordinate form.

One version stores the magnitude (radius) component of each element in one vector and the phase (angle) component of each

element in another vector.

ComplexToPolar A second version returns the polar co-ordinates as (magnitude,

phase) pairs in a single vector

PolarToComplex Converts the polar form (magnitude, phase) pairs stored in a

vector into a complex vector. Returned in a second vector.

PCT/GB01/00280

PolarToComplex Converts the polar form magnitude/phase pairs stored in the

individual vectors into a complex vector. The function stores the

real component of the result in a third vector and the imaginary

component in a fourth vector.

5 PolarToComplex Converts the polar form magnitude/phase pairs stored in two

individual vectors into a complex vector. The function stores the

real component of the result in a third vector and the imaginary

component in a fourth vector.

#### 10 Sample quantisation

20

These methods convert between linear and nonlinear quantisation schemes. The number of bits used and the non linear parameters used can be varied.

ALawToLinear Converts a vector of A-law encoded samples to linear samples.

The result can be returned in place or in a second vector.

15 LinearToALaw Encodes a vector of linear samples using the A-law format. The

result can be returned in place or in a second vector.

LinearToMuLaw Encodes the linear samples in a vector using the µ-law. The

result can be returned in place or in a second vector.

MuLawToLinear Converts a vector of 8-bit μ-law encoded samples to the linear

format. The result can be returned in place or in a second vector.

#### Sample-Generating Functions

RandomGaussian Computes a vector of pseudo-random samples with a Gaussian

distribution.

25 Initialise Tone Initialises a sinusoid generator with a given frequency, phase and

magnitude.

NextTone Produces the next sample of a sinusoid of frequency, phase and

magnitude specified using InitialiseTone.

68

InitialiseTriangle Initialises a triangle wave generator with a given frequency, phase

and magnitude.

NextTriangle Produces the next sample of a triangle wave generated using the

parameters in InitialiseTriangle.

5

10

15

Windowing Functions

BartlettWindow Multiplies a vector by a Bartlett windowing function. The result

is returned in a second vector.

BlackmanWindow Multiplies a vector by a Blackman windowing function with a

user-specified parameter. The result is returned in a second

vector.

HammingWindow Multiplies a vector by a Hamming windowing function. The

result is returned in a second vector.

HannWindow Multiplies a vector by a Hann windowing function. The result is

returned in a second vector.

KaiserWndow Multiplies a vector by a Kaiser windowing function. The result is

returned in a second vector.

#### **Convolution Functions**

20 Convolve Performs finite, linear convolution of two sequences.

Convolve2D Performs finite, linear convolution of two two-dimensional

signals.

Filter2D Filters a two-dimensional signal similar to Convolve2D, but with

the input and output arrays of the same size.

#### 25 Fourier Transform Functions

Versions of these methods exist for a number of different data storage (fixed, floating and integer) formats.

	DiscreteFT	Computes a discrete Fourier transform in-place or in a second vector.
	InitialiseGoertz	Initialises the data used by Goertzel functions.
	ResetGoertz	Resets the internal delay line used by the Goertzel functions.
5	GoertzFT (1)	Computes the DFT for a given frequency for a single signal count.
	GoertzFT (2)	Computes the DFT for a given frequency for a block of successive signal counts.
10	FFT (1)	Computes a complex Fast Fourier Transform of a vector, either in-place or in a new vector.
	FFT (2)	Computes a forward Fast Fourier Transform of two conjugate- symmetric signals, either in-place or in a new vector.
	FFT (3)	Computes a forward Fast Fourier Transform of a conjugate- symmetric signal, either in-place or in a new vector.
15	FFT (4)	Computes a Fast Fourier Transform of a complex vector and returns the result in two separate (real and imaginary) vectors.
	FFT (5)	Computes a Fast Fourier Transform of a complex vector provided as two separate (real and imaginary) vectors returns the result in two separate (real and imaginary) vectors.
20	IFFT (1)	Computes an inverse Fast Fourier Transform of a vector, either in-place or in a new vector.
	IFFT (2)	Computes an inverse Fast Fourier Transform of two conjugate- symmetric signals, either in-place or in a new vector.
25	IFFT (3)	Computes an inverse Fast Fourier Transform of a conjugate- symmetric signal, either in-place or in a new vector.

5

15

1

Finite Im	pulse R	esponse	Filter	Functions
-----------	---------	---------	--------	-----------

InitialiseFIR Initialises a low-level, single-rate finite impulse response filter

with a set of delay line values and taps.

FIR Filters a single sample through a low-level, finite impulse

response filter, previously configured using InitialiseFIR.

BlockFIR Filters a block of samples through a low-level, finite impulse

response filter.

GetFIRDelays Gets the delay line values for a low-level, finite impulse response

filter.

10 GetFIRTaps Gets the tap coefficients for a low-level, finite impulse response

filter.

SetFIRDelays Changes the delay line values for a low-level, finite impulse

response filter.

SetFIRTaps Changes the tap coefficients for a low-level, finite impulse

response filter.

Initialise AultiFIR Initialises a low-level, multi-rate finite impulse response filter.

MultiFIR Filters a single sample through a low-level, multi-rate finite

impulse response filter, previously configured using

InitisliseMultiFIR.

20 BlockMultiFIR Filters a block of samples through a low-level, multi-rate finite

impulse response filter, previously configured using

InitisliseMultiFIR.

#### Least Mean Squares Adaptation Filter Functions

25 InitialiseSALF Initialise a low-level, single-rate, adaptive FIR filter that uses the

least mean squares (LMS) algorithm.

InitialiseMALF Initialise a low-level, multi-rate, adaptive FIR filter that uses the

least mean squares (LMS) algorithm.

	InitALFDelay	Initialises a delay line for a low-level, adaptive FIR filter that uses the least mean squares(LMS) algorithm.	
	SALF	Filter a sample through a low-level, single-rate, adaptive FIR filter that uses the least mean squares (LMS) algorithm.	
5	MALF	Filter a sample through a low-level, multi-rate, adaptive FIR filter that uses the least mean squares (LMS) algorithm.	
	SLF	Filter a sample through a low-level, single-rate, adaptive FIR filter that uses the least mean squares (LMS) algorithm, but without adapting the filter for a secondary signal.	
10	MLF	Filter a sample through a low-level, multi-rate, adaptive FIR filter that uses the least mean squares (LMS) algorithm, but without adapting the filter for a secondary signal.	
15	EnginesALF	Filter a block of samples through a low-level, single-rate, adaptive FIR filter that uses the least mean squares (LMS) algorithm.	
	BlockMALF	Filter a block of samples through a low-level, multi-rate, adaptive FIR filter that uses the least mean squares (LMS) algorithm.	
20	EnginesLF	Filter a block of samples through a low-level, single-rate, adaptive FIR filter that uses the least mean squares (LMS). algorithm, but without adapting the filter for a secondary signal.	
	BlockMLF	Filter a block of samples through a low-level, multi-rate, adaptive FIR filter that uses the least mean squares (LMS) algorithm, but without adapting the filter for a secondary signal.	
25	SetALFDelays	Sets the delay line values for a low-level, adaptive FIR filter that uses the least mean squares (LMS) algorithm.	
	SetALFLeaks	Sets the leak values for a low-level, adaptive FIR filter that uses the least mean squares (LMS) algorithm.	

SetALFSteps Sets the step values for a low-level, adaptive FIR filter that uses he least mean squares (LMS) algorithm. SetALFTaps Sets the taps coefficients for a low-level, adaptive FIR filter that uses the least mean squares (LMS) algorithm. 5 **GetALFDelays** Gets the delay line values for a low-level, adaptive FIR filter that uses the least mean squares (LMS) algorithm. GetALFLeaks Gets the leak values for a low-level, adaptive FIR filter that uses the least mean squares (LMS) algorithm. GetALFSteps Gets the step values for a low-level, adaptive FIR filter that uses 10 he least mean squares (LMS) algorithm. GetALFTaps Gets the taps coefficients for a low-level, adaptive FIR filter that uses the least mean squares (LMS) algorithm.

## Infinite Impulse Response Filter Functions

15 InitialiseIIR Initialises a low-level, infinite, impulse response filter of a

specified order.

InitialiseBiquadIIR Initialises a low-level, infinite impulse response (IIR) filter to

reference a cascade of biquads (second-order IIR sections).

InitialiseIIRDelay Initialises the delay line for a low-level, infinite impulse response

(IIR) filter.

IIR Filters a single sample through a low-level, infinite impulse

response filter.

BlockIIR Filters a block of samples through a low-level, infinite impulse

response filter.

25 Wavelet Functions

20

DecomposeWavelet Decomposes signals into wavelet series.

ReconstructWavelet Reconstructs signals from wavelet decomposition.

73

## Discrete Cosine Transform Function

DCT

Performs the Discrete Cosine Transform (DCT).

## 5 Vector Data Conversion Functions

All the functions described in this section can operate on a number of different data formats (such as various integer lengths, different floating point formats and fixed point representations of floating point numbers). The Signal Processing Library will contain methods to translate single values and vectors between all pairs of formats supported.

10

## Claims

- 1. A digital wireless communications basestation programmed with a virtual machine layer appropriate to baseband signal processing.
- 5 2. The basestation of Claim 1 in which the virtual machine layer is suitable for enabling one or more baseband processing algorithms to be represented using high level software.
- 3. The basestation of Claim 1 in which the virtual machine layer runs on hardware comprising a PCI-bus backplane.
  - 4. The basestation of Claim 1 in which the hardware elements within the virtual machine communicate using an open, architecture neutral messaging system.
- 15 5. The basestation of Claim 4 in which I2O compliant messaging is used.
  - 6. The basestation of Claim 1 which can change from operating one set of baseband processing algorithms to another set solely through a change in software.
- 7. The basestation of Claim 6 which can change from operating one set of baseband processing algorithms to another set solely by changes to the underlying engines, implemented in soft datapaths, or hard datapaths, or a combination of the two.
- 8. The basestation of Claim 1 which connects to RF elements through an interface which is an open interface.

WO 01/54300

processing units.

		·	
9.	The basestation of Claim 6 in which the open interface defines one or more of		
the following components:			
	(i)	power feed;	
	(ii)	data;	
	(iii)	controls;	
	(iv)	timing/synchronisation;	
	(v)	status.	
10.	The basestation of Claim 1 which sends an IP-based digital IF feed to a radio		
mast.	ast.		
11.	The basestation of Claim 10 in which the IP feed is fed up to multiple RF units.		
12.	The basestation of Claim 1 in which an IP feed derived from a signal received at		
the mast is passed down to multiple processor boards.			
13.	The basestation of Claim 1 comprising a scheduler programmed to allow scalable		
processing using multiple parallel processing nodes.			
14.	The ba	sestation of Claim 13 in which the scheduler uses I20 based self-discovery	
of resources to enable it to exploit those resources in an optimal manner.			
15.	The ba	sestation of Claim 13 in which the scheduler reads an 'a priori' partitioning	
file to		nape its decisions about which datapaths ought to execute on which	

- 16. The basestation of Claim 1 operable to simultaneously run multiple standards.
- 17. The basestation of Claim 1 in which the virtual machine layer supports underlying high MIPs algorithms common to a number of different baseband processing algorithms, and makes these accessible to high level, architecture neutral, potentially high complexity but low-MIPs control flows through a scheduler interface, which allows the control flow to specify the algorithm to be executed, together with a set of resource constraint envelopes, relating to one or more of: time of execution, memory, interconnect bandwidth, inside of which the caller desires the execution to take place.

10

25

- 18. The basestation of Claim 1 in which the virtual machine layer is software designed to be portable to one or more DSP architectures, one or more FPGA architectures, and / or one or more ASIC architectures.
- 15. The basestation of Claim 1 in which the virtual machine layer is software programmed with various core processes and/or core structures and/or core functions and/or flow control and/or state management.
- 20. The basestation of Claim 19 in which the core processes include algorithms to perform one or more of the following: source coding, channel coding, modulation; or their inverses, namely source decoding, channel decoding and demodulation.
  - 21. The basestation of Claim 19 or 20 in which the core structures comprise a symbol processing section (concerned with processing full symbols, regardless of whether all the information held within that symbol is to be used) and a data directed processing section, in which only those bits which hold relevant information are processed.

WO 01/54300 PCT/GB01/00280

77

- 22. The basestton of Claim 21 in which symbol rate processing comprises chip rate processing within CDMA systems.
- 23. The basestation of Claim 21 in which the core structure is comprised of processing modules operable to allocate, share and dispose of intermediate, aligned memory buffers, and pass events between themselves.
  - 24. The basestation of Claims 19 in which the core functions include one or more of the following: resource allocation and scheduling, including memory allocation, real time resource allocation and concurrency management.

- 25. The basestation of any preceding Claims 19 operable to access PC debug tools.
- 26. The basestation of any preceding Claim 19 which is operable with a component, in which only that information necessary to enable software to operate with and/or otherwise model the performance of the component is supplied by the owner of the intellectual property in the component.
- 27. The basestation of any preceding Claim 19 which is operable with a standardised description of the characteristics (including interface and non-interface behaviour) of communications components to enable a simulator, emulator or modelling tool to accurately estimate the resource requirements of a system using those components, even when such components are distributed in a non-symmetric access architecture, and even where the pattern of use of the components can only be statistically, not deterministically modelled, due to factors such as inherent 'burstiness' of the underlying data stream, or the use of multiple streams each with its own QoS and birth-death timings.

WO 01/54300 PCT/GB01/00280

- 28. The basestation of Claim 19 operable to model time, CPU, memory, scheduling and concurrency restraints, enabling mapping onto a real time OS, non real-time OS, virtual machine or hardware.
- 5 29. A baseband stack forming the baseband stack of a basestation as defined in any preceding Claim 1 28.
  - 30. A baseband stack as claimed in Claim 29 in which real or simulated components are linked together in a pipeline using a number of standard connection types and synchronisation methods which enable the management of the pipeline to be determined by the data itself.

10

- 31. A design tool for simulating the baseband stack of Claim 29 or 30, in which the design tool can link together software and hardware components using a number of standard connection types and synchronisation methods which enable the management of the pipeline to be determined by the data processed by the data flows.
  - 32. The design tool as claimed in Claim 31 in which at least some of the high level flows are specified in a procedural language such as C, C++.
  - 33. The design tool as claimed in Claim 31in which at least some of the high level flows are specified in a state-machine language such as SDL.
- 34. A method of designing part or all of a digital wireless basestation device in which
  the step of using software programmed with a virtual machine layer appropriate to
  baseband signal processing.

- 35. Computer software suitable for a digital wireless basestation, the software operating as a hardware abstraction layer and enabling one or more baseband processing algorithms to be represented using high level software.
- 5 36. Computer software as claimed in Claim 35 in which the basestation is a basestation as claimed in Claims 1-28.
  - 37. Computer hardware programmed with the computer software of Claims 35 36.
- 10 38. RF elements suitable for connection to a digital radio basestation, in which the basestation is as claimed in any of Claims 1 28.




Figure 1

ş




Figure 2




Figure 3




Figure 4A

5/10




Figure 4B

6/10




Figure 5




Figure 6

8/10




Figure 7




Figure 8

WO 01/54300 PCT/GB01/00280




Figure 9